JPS6162485U - - Google Patents
Info
- Publication number
- JPS6162485U JPS6162485U JP14818784U JP14818784U JPS6162485U JP S6162485 U JPS6162485 U JP S6162485U JP 14818784 U JP14818784 U JP 14818784U JP 14818784 U JP14818784 U JP 14818784U JP S6162485 U JPS6162485 U JP S6162485U
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- circuit
- keying
- video
- generates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims description 2
- 239000002131 composite material Substances 0.000 claims 1
- 230000003321 amplification Effects 0.000 description 4
- 238000003199 nucleic acid amplification method Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Television Receiver Circuits (AREA)
- Television Signal Processing For Recording (AREA)
Description
第１図は本考案の一実施例のＶＴＲ用中間周波
処理回路の概略を示すブロツク図、第２図は本考
案の特徴となるキーイングパルス発生回路の具体
的な回路図、第３図は第２図各部の波形図である
。
１…チユーナ、２…ＩＦ処理回路、３…音声処
理回路、４…映像受信回路、５…４．５ＭＨｚ検
波回路、６…音声ＩＦ増幅回路、７…ＦＭ検波回
路、８…低周波増幅回路、９…映像ＩＦ増幅回路
、１０…映像検波回路、１１…映像増幅回路、１
２…キードＡＧＣ回路、２０…キーイングパルス
発生回路、２１…同期パルス発生器、２２…パル
ス整形器。
FIG. 1 is a block diagram schematically showing an intermediate frequency processing circuit for a VTR according to an embodiment of the present invention, FIG. 2 is a specific circuit diagram of a keying pulse generation circuit which is a feature of the present invention, and FIG. FIG. 2 is a waveform diagram of each part. DESCRIPTION OF SYMBOLS 1... tuner, 2... IF processing circuit, 3... audio processing circuit, 4... video receiving circuit, 5... 4.5MHz detection circuit, 6... audio IF amplification circuit, 7... FM detection circuit, 8... low frequency amplification circuit, 9...Video IF amplification circuit, 10...Video detection circuit, 11...Video amplification circuit, 1
2... Keyed AGC circuit, 20... Keying pulse generation circuit, 21... Synchronous pulse generator, 22... Pulse shaper.
Claims (1)
ルの変化に応じてチユーナおよび／または映像Ｉ
Ｆ増幅回路の利得を制御するためのキードＡＧＣ
回路と、キードＡＧＣ回路をキーオンさせるため
のキーイングパルスを発生するキーイングパルス
発生回路とを含み、 前記キーイングパルス発生回路は、複合映像信
号から水平同期信号に同期したパルスを発生する
同期パルス発生器と、同期パルスをキーイングパ
ルスに必要な時定数のパルスに整形してキーイン
グパルスを導出するパルス整形器を備えたことを
特徴とするＶＴＲ用ＩＦ処理回路。[Claims for Utility Model Registration] At least a video IF amplifier circuit, a tuner and/or a video I
Keyed AGC for controlling the gain of the F amplifier circuit
circuit, and a keying pulse generation circuit that generates a keying pulse for keying on a keyed AGC circuit, and the keying pulse generation circuit includes a synchronization pulse generator that generates a pulse synchronized with a horizontal synchronization signal from a composite video signal. An IF processing circuit for a VTR, comprising a pulse shaper that shapes a synchronizing pulse into a pulse having a time constant necessary for a keying pulse to derive a keying pulse.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984148187U JPH0510472Y2 (en) | 1984-09-28 | 1984-09-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984148187U JPH0510472Y2 (en) | 1984-09-28 | 1984-09-28 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6162485U true JPS6162485U (en) | 1986-04-26 |
| JPH0510472Y2 JPH0510472Y2 (en) | 1993-03-15 |
Family
ID=30706405
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984148187U Expired - Lifetime JPH0510472Y2 (en) | 1984-09-28 | 1984-09-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0510472Y2 (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50110128U (en) * | 1974-02-19 | 1975-09-09 |
-
1984
- 1984-09-28 JP JP1984148187U patent/JPH0510472Y2/ja not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50110128U (en) * | 1974-02-19 | 1975-09-09 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0510472Y2 (en) | 1993-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6162485U (en) | ||
| JPS6052765U (en) | Synchronous signal generation circuit in teletext receiver | |
| JPS621481U (en) | ||
| JPS596009Y2 (en) | automatic frequency control device | |
| JPH01153777U (en) | ||
| JPS62196476U (en) | ||
| JPS5859271U (en) | television receiver | |
| JPH0268573U (en) | ||
| JPH02128487U (en) | ||
| JPS62112228U (en) | ||
| JPS59119667U (en) | television receiver | |
| JPS6258988U (en) | ||
| JPS63173983U (en) | ||
| JPS62193377U (en) | ||
| JPS61124164U (en) | ||
| JPS6188384U (en) | ||
| JPS6032860U (en) | Amplifier with automatic gain control | |
| JPS5882069U (en) | Television receiver synchronization separation circuit | |
| JPS6316766U (en) | ||
| JPS6356875U (en) | ||
| JPS61111272U (en) | ||
| JPH01124768U (en) | ||
| JPS63185364U (en) | ||
| JPS59157362U (en) | Synchronous signal separation circuit | |
| JPS62152572U (en) |