JPS6145897B2 - - Google Patents

Info

Publication number
JPS6145897B2
JPS6145897B2 JP54056154A JP5615479A JPS6145897B2 JP S6145897 B2 JPS6145897 B2 JP S6145897B2 JP 54056154 A JP54056154 A JP 54056154A JP 5615479 A JP5615479 A JP 5615479A JP S6145897 B2 JPS6145897 B2 JP S6145897B2
Authority
JP
Japan
Prior art keywords
flip
array
group
signal lines
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54056154A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55147832A (en
Inventor
Yoshihiro Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5615479A priority Critical patent/JPS55147832A/ja
Publication of JPS55147832A publication Critical patent/JPS55147832A/ja
Publication of JPS6145897B2 publication Critical patent/JPS6145897B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Logic Circuits (AREA)
JP5615479A 1979-05-08 1979-05-08 Logical integrated circuit easy to check Granted JPS55147832A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5615479A JPS55147832A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5615479A JPS55147832A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Publications (2)

Publication Number Publication Date
JPS55147832A JPS55147832A (en) 1980-11-18
JPS6145897B2 true JPS6145897B2 (de) 1986-10-11

Family

ID=13019169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5615479A Granted JPS55147832A (en) 1979-05-08 1979-05-08 Logical integrated circuit easy to check

Country Status (1)

Country Link
JP (1) JPS55147832A (de)

Also Published As

Publication number Publication date
JPS55147832A (en) 1980-11-18

Similar Documents

Publication Publication Date Title
US6057706A (en) Field programmable gate array with integrated debugging facilities
US5115191A (en) Testing integrated circuit capable of easily performing parametric test on high pin count semiconductor device
KR900004889B1 (ko) 테스트 패턴 제너레이터
US4740970A (en) Integrated circuit arrangement
US5047710A (en) System for scan testing of logic circuit networks
US6499124B1 (en) Intest security circuit for boundary-scan architecture
US5218245A (en) Programmable neural logic device
US3958110A (en) Logic array with testing circuitry
EP0053665A1 (de) Testen eingebetteter Feldanordnungen in hochintegrierten Schaltungen
JPH04223715A (ja) プログラマブルコネクタとプログラマブル回路内の接続線の状態制御構造
US4740919A (en) Electrically programmable logic array
Jain et al. Modeling and test generation algorithms for MOS circuits
JPH04218785A (ja) Ｉｃ試験装置
US4933575A (en) Electric circuit interchangeable between sequential and combination circuits
US6430719B1 (en) General port capable of implementing the JTAG protocol
US4604746A (en) Testing and diagnostic device for digital computers
JPS6118778B2 (de)
US5805611A (en) Method and apparatus for testing high-frequency integrated circuits using a lower-frequency tester
US4422141A (en) Microprocessor architecture for improved chip testability
JP4317338B2 (ja) 高機能化された後デコードを有するメモリテスタ
US7650545B1 (en) Programmable interconnect for reconfigurable system-on-chip
EP0227329B1 (de) Programmierbare logische Vorrichtung
JPS6145897B2 (de)
CA1296110C (en) Reconfigurable register bit-slice for self-test
JPS6145898B2 (de)