JPS6130148U - 共有メモリつきマルチプロセツサ - Google Patents
共有メモリつきマルチプロセツサInfo
- Publication number
- JPS6130148U JPS6130148U JP11232784U JP11232784U JPS6130148U JP S6130148 U JPS6130148 U JP S6130148U JP 11232784 U JP11232784 U JP 11232784U JP 11232784 U JP11232784 U JP 11232784U JP S6130148 U JPS6130148 U JP S6130148U
- Authority
- JP
- Japan
- Prior art keywords
- processor
- slave
- master
- bus control
- shared memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11232784U JPS6130148U (ja) | 1984-07-24 | 1984-07-24 | 共有メモリつきマルチプロセツサ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11232784U JPS6130148U (ja) | 1984-07-24 | 1984-07-24 | 共有メモリつきマルチプロセツサ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6130148U true JPS6130148U (ja) | 1986-02-22 |
| JPH0215152Y2 JPH0215152Y2 (enExample) | 1990-04-24 |
Family
ID=30671389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11232784U Granted JPS6130148U (ja) | 1984-07-24 | 1984-07-24 | 共有メモリつきマルチプロセツサ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6130148U (enExample) |
-
1984
- 1984-07-24 JP JP11232784U patent/JPS6130148U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0215152Y2 (enExample) | 1990-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6130148U (ja) | 共有メモリつきマルチプロセツサ | |
| JPS6392971U (enExample) | ||
| JPS618354U (ja) | ダイレクトメモリアクセス装置 | |
| JPS6184953U (enExample) | ||
| JPS59134804U (ja) | シ−ケンス制御装置におけるシ−ケンス演算回路 | |
| JPS63179548U (enExample) | ||
| JPS6353152U (enExample) | ||
| JPS60148648U (ja) | デユアル・プロセツサ・システムにおける共有メモリの制御回路 | |
| JPS6087050U (ja) | デ−タ転送制御装置 | |
| JPH01138143U (enExample) | ||
| JPS6353151U (enExample) | ||
| JPS618353U (ja) | Dmaデ−タ伝送路つきマイクロコンピユ−タ | |
| JPS6214536U (enExample) | ||
| JPS62192449U (enExample) | ||
| JPS6399945U (enExample) | ||
| JPS61120949U (enExample) | ||
| JPS58176231U (ja) | 操作制御装置 | |
| JPS6065843U (ja) | メモリアドレス拡張回路 | |
| JPS63139647U (enExample) | ||
| JPS60107896U (ja) | 表示メモリ制御回路 | |
| JPH0161754U (enExample) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPS6141044U (ja) | 車両用負荷の制御装置 | |
| JPS6392970U (enExample) | ||
| JPS5847940U (ja) | 自動デ−タ集録装置 |