JPS6130137A - Diversity receiver - Google Patents

Diversity receiver

Info

Publication number
JPS6130137A
JPS6130137A JP15172584A JP15172584A JPS6130137A JP S6130137 A JPS6130137 A JP S6130137A JP 15172584 A JP15172584 A JP 15172584A JP 15172584 A JP15172584 A JP 15172584A JP S6130137 A JPS6130137 A JP S6130137A
Authority
JP
Japan
Prior art keywords
output
antenna
level
circuit
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15172584A
Other languages
Japanese (ja)
Inventor
Akira Maeda
昭 前田
Toshiaki Maeda
敏明 前田
Yoichi Sakamoto
洋一 坂本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Sanyo Electric Co Ltd
Sanyo Electric Co Ltd
Original Assignee
Tokyo Sanyo Electric Co Ltd
Tottori Sanyo Electric Co Ltd
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Sanyo Electric Co Ltd, Tottori Sanyo Electric Co Ltd, Sanyo Electric Co Ltd filed Critical Tokyo Sanyo Electric Co Ltd
Priority to JP15172584A priority Critical patent/JPS6130137A/en
Publication of JPS6130137A publication Critical patent/JPS6130137A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
    • H04B7/0802—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection
    • H04B7/0805—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection with single receiver and antenna switching
    • H04B7/0814—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using antenna selection with single receiver and antenna switching based on current reception conditions, e.g. switching to different antenna when signal level is below threshold

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Radio Transmission System (AREA)
  • Noise Elimination (AREA)

Abstract

PURPOSE:To receive always radio waves with an antenna of good radio conditions to copy with the variance of a pratical field intensity by detecting the fall of the reception level of an antenna by a receiver to switch selectively this antenna to the other. CONSTITUTION:The antenna of a diversity device is switched to an antenna 2 or 3 by an antenna selecting circuit 1, and the reception signal is amplified and detected by a front end circuit 4 and an IF amplifier 5. The output of the amplifier 5 is applied to a low frequency amplifier 6 and a level detector 7. The output of the amplifier 5 is applied to a buffer 11 of the detector 7, and the output has the voltage divided by (a resistance R1)/(a resistance R1+R2), and this divided voltage and a voltage obtained by allowing the output to pass a time constant circuit consisting of a capacitor C and a resistance R3 are applied to a comparator 12 to detect the fall of the reception level. The pulse for the fall of the reception level from the detector 7 has the waveform shaped by a waveform shaping circuit 8, and a toggle FF9 is triggered by the output of the circuit 8, and switching between antennas 2 and 3 in the circuit 1 is controlled by the output of the FF9.

Description

【発明の詳細な説明】 イ）　産業上の利用分野 本発明はダイバーシティ受信装置に関する。[Detailed description of the invention] b) Industrial application field The present invention relates to a diversity receiving device.

（ロ）　従来の技術 複数のアンテナから最も受信レベルの大きいアンテナを
選択して切換えて受信するダイバーシティ受信装置は、
特に電界強度が車の移動に伴なって変化する車載用受信
装置に重宝されている。(b) Conventional technology A diversity receiving device that selects and switches the antenna with the highest reception level from multiple antennas for reception is as follows:
It is especially useful for in-vehicle receivers whose electric field strength changes as the vehicle moves.

従来のダイバーシティ受信装置で採用されているアンテ
ナの選択方法は、例えば特開昭５６−５２９４１号公報
にて公知である。しかし、第４図に示した、この先行技
術は二つのアンテナ■Ｓυで同時に受信された信号のう
ち、相対的に信号レベルの強い方のアンテナを選択する
もので、各アンテナｔ５Ｉｓυに対して検波手段＠霞（
フロントエンド）を必要とするため、回路数が増加する
こととなり、装置が大がかりとなる。また、このような
欠点を解決すべ（、検波手段（フロントエンド）を共通
化したものは実公昭５８−１０００号公報にて公知であ
る。第５図は示した、この先行技術のアンテナの選択方
法は予め段階的にアンテナ１５４）（至）の入力信号レ
ベルを設定しておき〔比較器＠醐の基準レヘ／し：　Ｒ
２−Ｖｄｄ／（Ｒ１＋Ｒ２）　トＲ４−Ｖｄｄ／　（Ｒ
ｓ十Ｒ４））、この基準レベルを現在受信しているアン
テナの信号レベルが下回ると、受信していない方のアン
テナを選択して、アンテナの切換えを行うものである。An antenna selection method employed in a conventional diversity receiving apparatus is known, for example, from Japanese Patent Application Laid-Open No. 56-52941. However, this prior art shown in Fig. 4 selects the antenna with a relatively stronger signal level among the signals simultaneously received by two antennas Sυ. Means @ Kasumi (
(front end), the number of circuits increases and the device becomes large-scale. In addition, a solution to such drawbacks (with a common detection means (front end) is known in Japanese Utility Model Publication No. 1000/1983. Figure 5 shows the selection of antennas of this prior art. The method is to set the input signal level of the antenna 154) (to) step by step in advance [Comparator @ Go's reference level/shi: R
2-Vdd/(R1+R2) R4-Vdd/(R
If the signal level of the antenna currently receiving the signal falls below this reference level, the antenna that is not receiving the signal is selected and the antenna is switched.

しかし１．アンテナの選択レベルが予め定まっているの
で、電界強度が基準レベルまで低下しないと、他のアン
テナは選択されないことになり、現在受信しているアン
テナよりも、電界強度の強いアンテナを選択できない。But 1. Since the selection level of the antenna is determined in advance, other antennas will not be selected unless the electric field strength decreases to the reference level, and an antenna with a stronger electric field strength than the antenna currently receiving reception cannot be selected.

そこで、受信している方のアンテナの電界強度が低下し
始め条と、すなわち受信している方のアンテナの受信レ
ベルが低下し始めると、それを検出して受信していない
方のアンテナを選択することか６エ能となると、上述の
点を解消でき、常に電波状況の良いアンテナで受信ｉ工
能となる。Therefore, when the electric field strength of the receiving antenna begins to decrease, that is, when the reception level of the receiving antenna begins to decrease, this is detected and the antenna that is not receiving is selected. If the number of antennas is 6, the above-mentioned problems can be solved, and the antenna with good radio wave conditions can always be used for reception.

（ハ）発明が解決しようとする問題点 本発明は各アンテナに対して検波手段を設けることなく
、また、一方の現在受信しているアンテナが実質的に電
界強度が下がると、他方のアンテナを自動的に選択し、
常に電波状況が相対的に良好なアンテナで受信できるよ
うにするものである。(C) Problems to be Solved by the Invention The present invention does not require detection means for each antenna, and when the field strength of one antenna currently receiving drops substantially, the other antenna automatically selected,
This ensures that reception is always possible using an antenna with relatively good radio wave conditions.

に）問題点を解決するための手段 本発明は、複数のアンテナの中からアンテナ選択回路に
より相対的に信号レベルの強いアンテナを選択して、こ
れを検波し、更にこの検波信号を比較手段の一人力に抵
抗分割による分圧を、他入力に検波信号のレベルより一
定値を差し引いた差電圧を印加し、以って、抵抗分圧が
差電圧の出力より大（あるいは小）となるとき比較手段
の出力に基いてアンテナ選択回路を作動し、アンテナを
切換えるよう構成したものである。B) Means for Solving the Problems The present invention selects an antenna with a relatively strong signal level from among a plurality of antennas by an antenna selection circuit, detects it, and further uses this detected signal in a comparison means. When a voltage divided by resistor division is applied to one input, and a differential voltage obtained by subtracting a certain value from the level of the detection signal is applied to the other input, so that the resistor divided voltage becomes larger (or smaller) than the output of the differential voltage. The antenna selection circuit is operated based on the output of the comparing means to switch the antenna.

（ホ）作　用 アンテナの検波出力から一定値を差し引く差出力手段の
出力レベルは、電界強度が一定値以Ｔになると、他方の
アンう−す検波出力を抵抗分割した分圧より低（なる時
点があり、その時点で比較手段の非反転・反転入力端子
の相対的電位が変化するので、その比較手段の出力に基
いてアンテナ選択回路を選択作動するよう作用するもの
である。(E) Function: When the electric field strength exceeds a certain value T, the output level of the difference output means that subtracts a certain value from the detection output of the antenna becomes lower than the partial pressure obtained by dividing the other anthus detection output by resistance. There is a point in time at which the relative potentials of the non-inverting and inverting input terminals of the comparing means change, so that the antenna selection circuit is operated selectively based on the output of the comparing means.

尚、アンテナ選択回路の作動レベルは、電界強度の時間
変動曲線の傾きにより変化するので、実質上電界強度の
変化によって、アンテナの選択作動レベルは変化するよ
う作用する。Note that since the operating level of the antenna selection circuit changes depending on the slope of the time variation curve of the electric field strength, the antenna selection operating level substantially changes depending on the change in the electric field strength.

（へ）実施例 以下図面に示す本発明のダイバーシティ受信装置につき
説明する。(F) Embodiment The diversity receiving apparatus of the present invention shown in the drawings will be explained below.

第１図は本発明のダイバーシティ受信装置のブロック図
を示しており、（１）はアンテナ（２）と（３）を選択
して切換え後段に出力を導くアンテナ選択回路である。FIG. 1 shows a block diagram of the diversity receiving apparatus of the present invention, in which (1) is an antenna selection circuit that selects antennas (2) and (3) and leads the output to the subsequent stage of switching.

（４）はフロントエンド回路、（５）は中間周波増幅器
でアンテナで受信された信号を増幅ならびに検波する。(4) is a front end circuit, and (5) is an intermediate frequency amplifier that amplifies and detects the signal received by the antenna.

中間周波増幅器（５）の出力は復調ならびに低周波増幅
器（６）ならびにレベル検出器（７）に導かれる。レベ
ル検出器（７）は、後述するが現在受信しているアンテ
ナの受信レベルが低下するとパルスを発生するものであ
る。次に（８）はレベル検出器（７）より発せられたパ
ルスを所定の大きさまで波形整形する波形整形回路で、
この波形整形パルスはトグル・フリップ・７０ツブ（９
）のトグル入力に供給されるよう構成されている。トグ
ル・フリップ・７０フプ（９）のＱ出力はアンテナ選択
回路（１）のアナログスイッチ（ＩＧに供給されており
、Ｑ出力ｒＨＪでアンテナ（２）を、Ｑ出力ｒＬＪでア
ンテナ（３）を後段のフロントエンド（４）に切換える
ように作用する。The output of the intermediate frequency amplifier (5) is guided to a demodulator as well as a low frequency amplifier (6) and a level detector (7). The level detector (7), which will be described later, generates a pulse when the reception level of the antenna currently receiving the signal decreases. Next, (8) is a waveform shaping circuit that shapes the pulses emitted from the level detector (7) to a predetermined size.
This waveform shaping pulse is toggle, flip, 70 knobs (9
) toggle input. The Q output of the toggle/flip 70 hup (9) is supplied to the analog switch (IG) of the antenna selection circuit (1), and the Q output rHJ selects the antenna (2), and the Q output rLJ selects the antenna (3). It acts to switch to the rear front end (4).

次に第２図は本発明の要部であるレベル検也器（７）の
詳細な回路図である。図面で、中間周波増幅器（５）の
中間周波出力はバッファαυに供給される。Next, FIG. 2 is a detailed circuit diagram of the level detector (7) which is the essential part of the present invention. In the figure, the intermediate frequency output of the intermediate frequency amplifier (5) is fed to a buffer αυ.

＠は比較器で、バッファｕ１１の出力電圧をＶｏとする
と、非反転入力端子には固定抵抗（Ｒりと半固定抵抗（
Ｒ１１）　ト（Ｄ抵抗分圧ａｘ　−Ｖｏ　／　（Ｒｔ　
＋Ｒｘ　）カ。@ is a comparator, and if the output voltage of buffer u11 is Vo, the non-inverting input terminal has a fixed resistor (R) and a semi-fixed resistor (
R11) (D resistance partial voltage ax −Vo / (Rt
+Rx) F.

反転入力端子には固定抵抗（Ｒ１）とシリコンダイオー
ド（ＳＤ）、遅延コンデンサ（ｑそして固定抵抗（Ｒり
を介した電位が供給されている。尚、抵抗分圧Ｒ２−Ｖ
ｏ　／　（Ｒ＋　＋Ｒ２）ハ、差電圧Ｖｏ　−０，６（
シリコンダイオードの電圧降下）より強電界時には小さ
くなるように設定しである。また、固定抵抗（Ｒ１）　
（Ｒｇ　）　ハＲ＋　（Ｒｓなる関係にあり、比較器（
］３（オペアンプ）の入力インピーダンスは高いので、
遅延コンデンサｑの充電は早く、放電は遅く設定しであ
る。The inverting input terminal is supplied with a potential via a fixed resistor (R1), a silicon diode (SD), a delay capacitor (q), and a fixed resistor (R).
o / (R+ +R2)c, differential voltage Vo -0,6(
It is set so that it becomes smaller when the electric field is stronger than the voltage drop of a silicon diode (voltage drop of a silicon diode). Also, fixed resistance (R1)
(Rg) R+ (Rs), and the comparator (
] Since the input impedance of 3 (op-amp) is high,
The delay capacitor q is set to charge quickly and discharge slowly.

更に比較器０２１の出力は、コレクタ電極が遅延コンデ
ンサｑと固定抵抗（Ｒｉ）との間に接続され、エミッタ
電極が接地されたトランジスタα３のペース電極に抵抗
（Ｒ４）を介して接続される。したがって、比較器（２
）は強電界・中電界の電界の変動がない時点では常に遅
延コンデンサ（ｑの電位が抵抗分圧より高く設定しであ
るから、出力ｒＬＪとなっている。ところが、電界が徐
々に弱くなると、遅延コンデンサ（ｑの磁位が抵抗分圧
より小なる時点に達する。その時点で比較器＋１２１の
非反転、反転入力端子の電位が逆転し、比較器叫は出力
ｒＨＪとなる。出力ｒＨＪによりトランジスタα国が導
通し、遅延コンデンサ日の電荷が放電され、反転入力が
直ちに接地レベルとなるため、正のパルスを発生する。Further, the output of the comparator 021 has a collector electrode connected between a delay capacitor q and a fixed resistor (Ri), and an emitter electrode connected to a grounded pace electrode of a transistor α3 via a resistor (R4). Therefore, the comparator (2
) is always a delay capacitor (q) when there is no fluctuation in the electric field in the strong or medium electric field, so the potential of the delay capacitor (q) is set higher than the resistor's partial voltage, so the output is rLJ.However, as the electric field gradually weakens, The magnetic potential of the delay capacitor (q) reaches a point where it becomes smaller than the resistance divided voltage.At that point, the potentials of the non-inverting and inverting input terminals of the comparator +121 are reversed, and the comparator signal becomes the output rHJ.The output rHJ causes the transistor α conducts, the charge on the delay capacitor is discharged, and the inverting input immediately goes to ground level, producing a positive pulse.

以上の構成から成る本発明の動作につき、第３図の時間
＋ｔｌ−中間周波出力（電界強度）特性曲線をもとに説
明する。The operation of the present invention having the above configuration will be explained based on the time+tl-intermediate frequency output (field strength) characteristic curve shown in FIG.

今、実線＋ｉ＋で示す如（、電界強度の低下時間特性が
遅延コンデンサｑの放電時間より長い場合について説明
する。伝送路に遅延コンデンサｑが無いときには、反転
入力端子には常にバッファＩ出力（Ｖｏ）から０．６■
下回った電位となっている（曲線叩）。しかし、遅延コ
ンデンサｑがあるので、中間周波出力の充電は早（、放
電は遅いから、中間周波出力が低下し始めると（電界強
度が低下し始めると）、充分長い放電時間で徐々に低下
する（曲線（１））。ＯＶＩは抵抗分圧曲線である。電
界強度が低下してくると、やがて時間ｔ１で、シリコン
ダイオード（ＳＤ）による一定値を差し引いた電圧が抵
抗分圧（Ｒｚ・Ｖｏ／　（Ｒ１＋Ｒ２）　）と等しくな
り、ついには下回る そして、遅延コンデンサｑにより、時刻して抵抗分圧（
Ｒ２−Ｖｏ　／（Ｒ１＋Ｒ２）　）カ［転入力端子’！
圧より大となり、比較器（２）は出力ｒＨＪを発生する
。Now, as shown by the solid line +i+, we will explain the case where the electric field strength decrease time characteristic is longer than the discharge time of delay capacitor q.When there is no delay capacitor q in the transmission path, the buffer I output (Vo ) to 0.6■
The potential is below (curve hit). However, since there is a delay capacitor q, the intermediate frequency output charges quickly (and discharges slowly), so when the intermediate frequency output starts to decrease (as the electric field strength begins to decrease), it gradually decreases with a sufficiently long discharge time. (Curve (1)).OVI is a resistive voltage dividing curve.As the electric field strength decreases, at time t1, the voltage after subtracting a constant value due to the silicon diode (SD) becomes the resistive dividing voltage (Rz・Vo / (R1+R2) ), and finally becomes less than the voltage divided by the resistor (
R2-Vo/(R1+R2)) [Inverting input terminal'!
The comparator (2) generates an output rHJ.

そこで、比較器＠の出力ｒＨＪにより、トランジスタ０
が導通し、遅延コンデンサｑの電位は略零となり、正の
パルスを発生する。正のパルスは波形整形回路（８）に
供給された後、トグル・フリップ・フロップ（９）に供
給され、そのＱ出力を反転する。Therefore, due to the output rHJ of the comparator @, the transistor 0
becomes conductive, the potential of delay capacitor q becomes approximately zero, and a positive pulse is generated. The positive pulse is fed to a waveform shaping circuit (8) and then to a toggle flip-flop (9) to invert its Q output.

そこで、Ｑ出力はｒＨＪから「Ｌ」になり、アンテナ選
択回路（１）のアナログスイッチ（１１をスイッチング
して、アンテナ（２）をフロントエンド（４）と切り離
し、アンテナ（３）をフロントエンド（４）に結合スる
。アンテナ切換後は、再度アンテナ入力信号は検波され
、待期中にある遅延コンデンサ（ｑに電荷を与え、急速
に充電する。Therefore, the Q output becomes "L" from rHJ, and the analog switch (11) of the antenna selection circuit (1) is switched to disconnect the antenna (2) from the front end (4), and the antenna (3) is connected to the front end ( 4) After switching the antenna, the antenna input signal is detected again, and the delay capacitor (q) that is on standby is charged and rapidly charged.

そして、再度レベル検出器（７）により電界強度の低下
を検出して、常に電波状況の良好なアンテナをフロント
エンドに導くよう動作する。Then, the level detector (7) detects a decrease in the electric field strength again, and operates to always guide the antenna with good radio wave conditions to the front end.

次に電界強度の低下時間特性が遅延コンデンサＩｃＩの
放電時間より短い場合について説明する。この場合には
、電界強度が急激に低下するので、抵抗分圧（Ｒｚ　−
Ｖｏ　／　（Ｒ１＋Ｒｚ　）　）ｌｉ追従シテ低下スル
けれども、反転入力端子の電位は放電時間に基づくので
急激に低下しない。即ち、レベルとしては遅延コンデン
サｑの方が大きいことになり、反転入力端子の方が電位
が高い。Next, a case where the electric field strength reduction time characteristic is shorter than the discharge time of the delay capacitor IcI will be explained. In this case, the electric field strength decreases rapidly, so the resistance partial voltage (Rz −
Vo/(R1+Rz))li Although the follow-up rate drops slightly, the potential of the inverting input terminal is based on the discharge time, so it does not drop sharply. That is, the level of the delay capacitor q is higher, and the potential of the inverting input terminal is higher.

したがって、遅延コンデンサ０によりアンテナが頻発に
切換わって、スイッチノイズが発生したり、聞き苦しい
という問題を解決している。即ち、遅延コンデンサｑに
よりチャタリングを防止することができる。Therefore, the problem of switching the antenna frequently due to the delay capacitor 0, causing switching noise and making it difficult to hear, is solved. That is, chattering can be prevented by the delay capacitor q.

（ト）発明の効果 上述の如く、本発明のダイバーシティ受信装置は受信し
ているアンテナの受信レベルが低下するのを実質的に検
出して、他の受信していない方のアンテナを選択して切
換えるようにしたので、常に電波状況の最も良好なアン
テナで受信できる。(G) Effects of the Invention As described above, the diversity receiving device of the present invention substantially detects a decrease in the reception level of the receiving antenna and selects another antenna that is not receiving the signal. This allows you to always receive signals using the antenna with the best radio wave conditions.

また、実質的なアンテナの選択切換は瞬間的な（時間の
短い）電界強度の変動に対しては１作動しないように構
成しているから、アンテナ切換時のチャタリングの問題
は生じ得ない。Further, since the antenna selection switch is configured so that it does not operate in response to instantaneous (short-term) changes in electric field strength, the problem of chattering when switching antennas cannot occur.

【図面の簡単な説明】[Brief explanation of drawings]

＄１図は本発明のダイバーシティ受信装置の１０７７図
、１８２図は本発明におけるレベル検出手段の詳細な回
路図、第３図は本発明の詳細な説明するに供した時間＋
１＋−中間周波（電界強度）出力特性曲線、第４図乃至
第５図は従来のダイバーシティ受信装置を示すブロック
図である。 （１）・・・アンテナ選択回路、（２１（３１・・・ア
ンテナ、（４］・・・フロントエンド、（５）・・・中
間周波増幅器、（７）・・・レベル検出器、＋９１・・
・トグル・フリップ・フロップ、■・・・比較器。Figure 1 is a 1077 diagram of the diversity receiving device of the present invention, Figure 182 is a detailed circuit diagram of the level detection means of the present invention, and Figure 3 is a time diagram used for detailed explanation of the present invention.
1+-Intermediate Frequency (Field Strength) Output Characteristic Curve FIGS. 4 and 5 are block diagrams showing a conventional diversity receiver. (1)...Antenna selection circuit, (21(31...Antenna, (4)...Front end, (5)...Intermediate frequency amplifier, (7)...Level detector, +91...・
・Toggle flip-flop, ■... comparator.

Claims (3)

【特許請求の範囲】[Claims] （１）複数のアンテナと、この複数のアンテナのうち任
意の一本を選択して後段に出力を導くアンテナ選択回路
と、このアンテナ選択回路の後段に配された増幅検波手
段と、この検波手段の後段に設けられたアンテナ出力を
分圧する分圧手段と、前記検波手段の検波出力から一定
値を差し引く差出力手段と、この差出力手段と前記分圧
手段の出力レベルを検出し、その検出レベルに基いて前
記アンテナ選択回路を選択作動するよう構成したことを
特徴とするダイバーシティ受信装置。(1) A plurality of antennas, an antenna selection circuit that selects any one of the plurality of antennas and guides the output to a subsequent stage, an amplification and detection means arranged after the antenna selection circuit, and this detection means A voltage dividing means that divides the voltage of the antenna output provided at a subsequent stage, a difference output means that subtracts a fixed value from the detected output of the detection means, and an output level of the difference output means and the voltage dividing means are detected. A diversity receiving device characterized in that the antenna selection circuit is configured to selectively operate based on a level. （２）前記差出手段の後段に差出力を保持する遅延コン
デンサを設け、該遅延コンデンサと前記分圧手段の出力
レベルを検出し、その検出レベルに基いて前記アンテナ
選択回路を選択作動するよう構成したことを特徴とする
特許請求の範囲第１項記載のダイバーシティ受信装置。(2) A delay capacitor for holding a differential output is provided at a subsequent stage of the outputting means, and the output level of the delay capacitor and the voltage dividing means is detected, and the antenna selection circuit is selectively activated based on the detected level. A diversity receiving device according to claim 1, characterized in that: （３）前記アンテナ選択回路の作動時、前記遅延コンデ
ンサの電荷を放電する手段を具備したことを特徴とする
特許請求の範囲第２項記載のダイバーシティ受信装置。(3) The diversity receiving device according to claim 2, further comprising means for discharging the charge of the delay capacitor when the antenna selection circuit is activated.
JP15172584A 1984-07-20 1984-07-20 Diversity receiver Pending JPS6130137A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15172584A JPS6130137A (en) 1984-07-20 1984-07-20 Diversity receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15172584A JPS6130137A (en) 1984-07-20 1984-07-20 Diversity receiver

Publications (1)

Publication Number Publication Date
JPS6130137A true JPS6130137A (en) 1986-02-12

Family

ID=15524919

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15172584A Pending JPS6130137A (en) 1984-07-20 1984-07-20 Diversity receiver

Country Status (1)

Country Link
JP (1) JPS6130137A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0286366A2 (en) * 1987-04-08 1988-10-12 Pioneer Electronic Corporation Space diversity receiving system
WO2011007211A1 (en) * 2009-07-17 2011-01-20 Freescale Semiconductor, Inc. Diversity receiver and transceiver

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58191539A (en) * 1982-04-30 1983-11-08 Clarion Co Ltd Diversity receiver for car mounting
JPS58191538A (en) * 1982-04-30 1983-11-08 Clarion Co Ltd Diversity receiver for car mounting

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58191539A (en) * 1982-04-30 1983-11-08 Clarion Co Ltd Diversity receiver for car mounting
JPS58191538A (en) * 1982-04-30 1983-11-08 Clarion Co Ltd Diversity receiver for car mounting

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0286366A2 (en) * 1987-04-08 1988-10-12 Pioneer Electronic Corporation Space diversity receiving system
WO2011007211A1 (en) * 2009-07-17 2011-01-20 Freescale Semiconductor, Inc. Diversity receiver and transceiver
US8897343B2 (en) 2009-07-17 2014-11-25 Freescale Semiconductor, Inc. Diversity receiver and transceiver

Similar Documents

Publication Publication Date Title
JP2708777B2 (en) Diversity receiver
WO1985003608A1 (en) Switched diversity method and apparatus for fm receivers
JPH01162020A (en) Fm radio receiver
US4204172A (en) Automatic gain control device for a single-sideband receiver
JPS6130137A (en) Diversity receiver
JPS5869138A (en) Receiver provided with diversity antenna
US3961268A (en) Disturbance pulse detector circuit for radio receiver blanking
JP2983609B2 (en) Multipath noise reduction circuit
JP2708153B2 (en) Receiving machine
JPS6130136A (en) Diversity receiver
US3116453A (en) Step automatic gain control system
JPS5991742A (en) Antenna selecting device
JPS6219003Y2 (en)
JPH0733471Y2 (en) Diversity receiver
JPS6316185Y2 (en)
JPH0737381Y2 (en) Radio receiver S-meter circuit
JPH0730472A (en) Diversity antenna switching control circuit
US4282602A (en) Channel signal detection circuit for scanning receivers
JPS62294340A (en) Diversity receiver
JP2768684B2 (en) FM stereo receiver
JPS646604Y2 (en)
US4008370A (en) Automatic noise gate for a synchronizing signal amplifier
KR0130164Y1 (en) Noise reduction circuit of fm receiver
JPS6130141A (en) Receiver
JPS6253970B2 (en)