JPS61274479A - Video signal processor - Google Patents

Video signal processor

Info

Publication number
JPS61274479A
JPS61274479A JP60116217A JP11621785A JPS61274479A JP S61274479 A JPS61274479 A JP S61274479A JP 60116217 A JP60116217 A JP 60116217A JP 11621785 A JP11621785 A JP 11621785A JP S61274479 A JPS61274479 A JP S61274479A
Authority
JP
Japan
Prior art keywords
signal
timing
video signal
horizontal
video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60116217A
Other languages
Japanese (ja)
Inventor
Hisashi Kawai
久 川井
Masahiro Takei
武井　正弘
Kenichi Nagasawa
健一 長沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP60116217A priority Critical patent/JPS61274479A/en
Priority to US06/840,942 priority patent/US4729024A/en
Publication of JPS61274479A publication Critical patent/JPS61274479A/en
Priority to US07/098,022 priority patent/US4851910A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • H04N5/932—Regeneration of analogue synchronisation signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/12—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
    • H04N5/126—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising whereby the synchronisation signal indirectly commands a frequency generator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/92—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

PURPOSE:To make always a horizontal synchronous signal coincident with timing signal groups by forming two timing signal groups relating to horizontal and vertical scanning cycles and resetting counting means of the timing signal groups through a discontinuous-time horizontal synchronous signal of a video signal. CONSTITUTION:A recording signal processing circuit 2 allows video signals inputted from a terminal 1 to assume a signal from to be suitable for recording and a field of the video signals is recorded on a magnetic sheet 5 by a head 4. On the other hand, in case of regenerating, the video signals picked up by the head 4 are brought back to the initial signal form by a regeneration signal processing circuit 6 and are outputted from a terminal 8 after adding a synchronous signal obtained by a compound decoder 21. A system controller 12 permits a reset gate 19 to open for a horizontal scanning period and the reset gate 20 for a vertical scanning period, just after a discontinuity takes place in the video signals. Thus a timing of the timing signal groups outputted by the compound decoder 21 is accurately coincident with the horizontal synchronous signal and its signal processing is always performed smoothly.

Description

【発明の詳細な説明】 〈産業上の利用分野〉 本発明はビデオ信号処理装置に関し、特にビデオ信号中
の同期信号に関連するタイミング信号群を用いてビデオ
信号の処理を行う装置に関する。DETAILED DESCRIPTION OF THE INVENTION <Field of Industrial Application> The present invention relates to a video signal processing device, and more particularly to a device that processes a video signal using a timing signal group related to a synchronization signal in the video signal.

く開示の概要〉 本明細書及び図面は、ビデオ信号中の同期信号に関連す
るタイミング信号群を用いてビデオ信号の処理を行う装
置に於いて、水平同期信号の周波数に関連する周波数の
高周波信号をカウントして水平走査同期に係る第１のタ
イミング信号群を形成すると共に、該第１のタイミング
信号群中の１つをカウントして垂直走査周期に係る第２
のタイミング信号群を形成し、またビデオ信号の不連続
時水平同期信号を用い前記第１のタイミング信号群を計
数する計数手段をリセットする様に構成することにより
、常に水平同期信号とタイミングの一致したタイミング
信号群を得ることができる様になり、これに伴って常に
良好なビデオ信号処理を行うことのできるビデオ信号処
理装置を提供する技術について開示を行うものである。Summary of the Disclosure> The present specification and drawings describe a device that processes a video signal using a timing signal group related to a synchronization signal in a video signal, which uses a high-frequency signal having a frequency related to the frequency of a horizontal synchronization signal. is counted to form a first timing signal group related to horizontal scanning synchronization, and one of the first timing signal groups is counted to form a second timing signal group related to vertical scanning period.
By forming a timing signal group and resetting the counting means for counting the first timing signal group using the horizontal synchronization signal when the video signal is discontinuous, the timing always matches the horizontal synchronization signal. The present invention discloses a technique for providing a video signal processing device that can obtain a group of timing signals and thereby consistently perform good video signal processing.

〈従来の技術〉 一般にビデオテープレコーダやビデオカメラ等に於いて
はビデオ信号の処理を行うため、同期信号に係るタイミ
ングのタイミング信号群を発生する発生器（以下単にＳ
ＳＧと称す）を設け、このＳＳＧの出力を用いてクラン
プ、自動利得制御、カラーエンコード等の信号処理が行
われてきた。<Prior art> Generally, in video tape recorders, video cameras, etc., in order to process video signals, a generator (hereinafter simply referred to as S) that generates a group of timing signals related to a synchronization signal is used.
The output of this SSG has been used to perform signal processing such as clamping, automatic gain control, and color encoding.

従来ＳＳＧに於いて出力するタイミング信号群をビデオ
信号と同期させるためには以下の如き方法がとられてい
た。即ち、まず所謂自動周波数制御回路（ＡＦＣ）によ
りビデオ信号中の水平同期信号（ＨＤ）に関連した周波
数の高周波クロックを得、このクロックをカウントする
と共にこの計数値をビデオ信号中の垂直同期信号でリセ
ットすることによって各タイミング信号を得ていた。Conventionally, the following method has been used to synchronize a group of timing signals output in an SSG with a video signal. That is, first, a high-frequency clock having a frequency related to the horizontal synchronizing signal (HD) in the video signal is obtained by a so-called automatic frequency control circuit (AFC), this clock is counted, and this counted value is used as the vertical synchronizing signal in the video signal. Each timing signal was obtained by resetting.

〈発明が解決しようとする問題点〉 ところが何らかの原因でビデオ信号に不連続が発生した
場合その直後に於いてタイミング信号群とビデオ信号中
の同期信号との間には整合がとれていない、従来の装置
に於いては不連続発生後の最初に入力されるＶＤにより
カウンタがリセットされるが、これまでの間はビデオ信
号の処理は全く行えなかった。またビデオ信号中のＨＤ
とのタイミングの整合はＡＦＣにて徐々に行われるが。<Problems to be Solved by the Invention> However, when discontinuity occurs in the video signal for some reason, there is no consistency between the timing signal group and the synchronization signal in the video signal immediately after the discontinuity occurs. In this device, the counter is reset by the first VD input after the occurrence of discontinuity, but until then no video signal processing could be performed. Also, HD in the video signal
Timing alignment with the AFC is gradually performed.

この整合に必要な期間がどうしても長くかかってしまい
、この期間良好なビデオ信号の処理が行えないという問
題があった。There is a problem in that the period necessary for this matching is unavoidably long, and good video signal processing cannot be performed during this period.

本発明は上述の如き問題に鑑みてなされたものであって
、常に良好なビデオ信号処理を行うことができるビデオ
信号処理装置を提供することを目的とする。The present invention has been made in view of the above-mentioned problems, and an object of the present invention is to provide a video signal processing device that can always perform good video signal processing.

く問題点を解決するための手段〉 上述の如き目的下に於いて、本発明に於いてはビデオ信
号中の水平同期信号を用い、その周波数に関連する周波
数の高周波信号を発生する手段と、該高周波信号をカウ
ントして水平走査周期に係る第１のタイミング信号群を
形成する第１の計数手段と、該第１のタイミング信号群
中の１つをカウントして垂直走査周期に係る第２のタイ
ミング信号群を形成する第２の計数手段と、前記ビデオ
信号の不連続時前記水平同期信号を用い、前記第１の計
数手段をリセットする手段とを設け、前記第１及び第２
のタイミング信号群を用いて前記ビデオ信号の処理を行
う様に構成している。Means for Solving the Problems> With the above object in mind, the present invention provides means for generating a high frequency signal of a frequency related to the horizontal synchronizing signal in a video signal, using the horizontal synchronizing signal in the video signal; a first counting means that counts the high frequency signals to form a first timing signal group related to the horizontal scanning period; and a second counting means that counts one of the first timing signal groups and forms a second timing signal group related to the vertical scanning period. and means for resetting the first counting means using the horizontal synchronization signal when the video signal is discontinuous,
The video signal is processed using a group of timing signals.

く作　用〉 上述の如く構成することによって、ビデオ信号に不連続
が発生した直後に於いても、第１のタイミング信号群は
水平同期信号のタイミングと整合することになり、これ
に伴って常に良好なる信号処理の行うことができるビデ
オ信号処理装置が得られる様になった。By configuring as described above, the first timing signal group will match the timing of the horizontal synchronization signal even immediately after a discontinuity occurs in the video signal, and accordingly, the first timing signal group will always match the timing of the horizontal synchronization signal. It has become possible to obtain a video signal processing device that can perform excellent signal processing.

〈実施例〉 以下、本発明を円状トラックに１フイ一ルド分のビデオ
信号を記録し、これを繰り返し連続して再生することに
より静止画を得るシステム（スチルビデオシステムと界
す）に適用した場合の実施例を用いて詳細に説明する。<Embodiment> Hereinafter, the present invention will be applied to a system (hereinafter referred to as a still video system) that records a video signal for one field on a circular track and obtains a still image by repeatedly and continuously reproducing the video signal. This will be explained in detail using an example in which the case is as follows.

第１図は本発明の一実施例としてのスチルビデオシステ
ムの構成を示す図である０図中端子１より入力された同
期信号を含むビデオ信号は、記録信号処理回路２にて記
録に適した信号形態とされ、スイッチ３のＲ側端子を介
してヘッド４により磁気シート上の円状トラックにその
１フイ一ルド分が記録される。一方、再生時に於いては
ヘッド４によりピックアップされたビデオ信号は再生信
号処理回路６にて元に信号形態に戻され、更に出力処理
回路７でＮＴＳＣ信号等のテレビジョン信号の形態とさ
れ、後述する様に複合デコーダ２１より得た同期信号を
付加して端子８より出力する。FIG. 1 is a diagram showing the configuration of a still video system as an embodiment of the present invention. In FIG. One field is recorded in the form of a signal by the head 4 via the R side terminal of the switch 3 on a circular track on the magnetic sheet. On the other hand, during playback, the video signal picked up by the head 4 is returned to its original signal form by the playback signal processing circuit 6, and further converted into the form of a television signal such as an NTSC signal by the output processing circuit 7, which will be described later. A synchronizing signal obtained from the composite decoder 21 is added thereto and output from the terminal 8 as shown in FIG.

スイッチ９は記録時にはＲ側、再生時にはＰ側に接続さ
れ、記録時に於いては記録信号処理回路２に入力される
ビデオ信号を、再生時に於いては再生信号処理回路６よ
り出力されるビデオ信号を出力することになる。スイッ
チ９の出力ビデオ信号は複合同期信号分離回路１０を介
して水平同期信号分離回路１１及び垂直同期信号分離回
路１８に供給される。The switch 9 is connected to the R side during recording and to the P side during playback, and connects the video signal input to the recording signal processing circuit 2 during recording, and the video signal output from the playback signal processing circuit 6 during playback. will be output. The output video signal of the switch 9 is supplied to a horizontal synchronizing signal separating circuit 11 and a vertical synchronizing signal separating circuit 18 via a composite synchronizing signal separating circuit 10.

回路１１で分離されたＨＤは周知の位相制御ループ回路
（ＰＬＬ）１３に供給され、ＨＤに位相同期した高周波
クロック信号、例えば２６０ｆｎＣｆｏは水平走査周波
数）のクロックが形成される。この高周波クロックはカ
ウンタ１４でカウントされ、その計数値が２１１１．０
　　（ｎは整数）になる毎に自動的にリセットされる。The HD separated by the circuit 11 is supplied to a well-known phase control loop circuit (PLL) 13, and a high frequency clock signal whose phase is synchronized with the HD, for example, a clock of 260fnCfo (horizontal scanning frequency) is generated. This high frequency clock is counted by the counter 14, and the counted value is 2111.0.
(n is an integer) is automatically reset.

カウンタ１４に出力を用いて水平デコーダ１５はＨＤに
タイミングの一致したタイミング信号群を発生する。こ
のタイミング信号としては例えばクランプパルス形成用
、ＡＧＣ用のキードパルス形成用のタイミング信号等が
ある。また複合デコーダ２１にもカウンタ１４の計数デ
ータ等が供給され、カウンタ１６にはＨＤに関連する周
波数の計数パルスを供給する。更に水平デコーダ１５は
後に、出力処理回路７で付加されるＨＤと同じタイミン
グのｆＨの周波数信号をＰＬＩ、１３にフィードバック
しＡＦＣを形成している。Using the output from the counter 14, the horizontal decoder 15 generates a timing signal group whose timing coincides with the HD. This timing signal includes, for example, a timing signal for forming a clamp pulse and a keyed pulse for AGC. The composite decoder 21 is also supplied with the count data of the counter 14, and the counter 16 is supplied with count pulses at frequencies related to HD. Furthermore, the horizontal decoder 15 later feeds back the fH frequency signal at the same timing as the HD added by the output processing circuit 7 to the PLI, 13 to form an AFC.

カウンタ１６は水平デコーダ１５より発生される計数パ
ルスを１フイ一ルド分計数すれば自動的にリセットする
。これに伴い垂直デコーダ１７はＶＤに係るタイミング
のタイミング信号を発生する。このタイミング信号とし
ては７レーム構成のビデオ信号に於ける第１フイールド
と第２フイールドの切換信号等がある。垂直デコーダ１
７は更にカウンタ１６の計数データ等を複合デコーダ２
１に供給する。The counter 16 is automatically reset when counting pulses generated by the horizontal decoder 15 for one field. Accordingly, the vertical decoder 17 generates a timing signal with timing related to VD. This timing signal includes a switching signal between the first field and the second field in a video signal having a 7-frame configuration. Vertical decoder 1
7 further sends the count data of the counter 16 to a composite decoder 2.
Supply to 1.

複合デコーダ２１はこれらのデータに応じてＨＤ、ＶＤ
にタイミングの合ったタイミング信号を発生する０例え
ばこのタイミング信号としては出力処理回路７に於いて
再生ビデオ信号に付加される複合同期信号等がある。The composite decoder 21 decodes HD and VD according to these data.
For example, this timing signal includes a composite synchronization signal that is added to the reproduced video signal in the output processing circuit 7.

ビデオ信号に不連続が発生する要因としては、記録再生
の切換によるもの、ヘッド４により再生する円状トラッ
クの切換によるものがあるが、これら記録再生の切換、
再生トラックの切換等はシステムコントローラ１２によ
り制御されている。Discontinuities can occur in video signals due to switching of recording and reproduction, and switching of circular tracks reproduced by the head 4.
Switching of reproduction tracks and the like are controlled by a system controller 12.

これに伴いシステムコントローラ１２はビデオ信号に不
連続が発生した直後、リセットゲート１９を１水平走査
期間、リセット端子）２０を１垂直走査期間開く、従っ
てカウンタ１４のリセット端子にはビデオ信号が不連続
になった直後のＩ（Ｄに応じたリセットパルスが１つ、
カウンタ１６のリセット端子にはビデオ信号が不連続に
なった直後のＶＤに応じたリセットパルスが１つ夫々供
給される。Accordingly, immediately after the discontinuity occurs in the video signal, the system controller 12 opens the reset gate 19 for one horizontal scanning period and the reset terminal 20 for one vertical scanning period, so that the discontinuous video signal appears at the reset terminal of the counter 14. Immediately after the I (D), there is one reset pulse,
One reset pulse corresponding to VD immediately after the video signal becomes discontinuous is supplied to each reset terminal of the counter 16.

従ってビデオ信号が不連続となった直後に於いても、水
平デコーダ１５、垂直デコーダ１７及び複合デコーダ２
１より出力されるタイミング信号群のタイミングはＨＤ
に正確に一致される。これによって記録信号処理回路２
、再生信号処理回路６及び出力処理回路７による信号処
理は常に良好に行われることになる。Therefore, even immediately after the video signal becomes discontinuous, the horizontal decoder 15, vertical decoder 17, and composite decoder 2
The timing of the timing signal group output from 1 is HD.
is matched exactly. As a result, the recording signal processing circuit 2
, the signal processing by the reproduced signal processing circuit 6 and the output processing circuit 7 is always performed satisfactorily.

〈発明の効果〉 以上説明した様に本発明によれば常に良好な信号処理を
行うことのできるビデオ信号処理回路を得るものである
。<Effects of the Invention> As explained above, according to the present invention, it is possible to obtain a video signal processing circuit that can always perform good signal processing.

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本発明の一実施例としてのスチルビデオシステ
ムの構成を示す図である。 ２は記録信号処理回路、６は再生信号処理回路、７は出
力信号処理回路、１１は水平同期信号分離回路、１２は
システムコントローラ、１３はＰＬＬ、１４はカウンタ
、１５は水平デコーダ、１６はカウンタ、１７は垂直デ
コーダ、１８は垂直同期信号分離回路、１９．２０は夫
々リセットゲート、２１は複合デコーダである。FIG. 1 is a diagram showing the configuration of a still video system as an embodiment of the present invention. 2 is a recording signal processing circuit, 6 is a reproduction signal processing circuit, 7 is an output signal processing circuit, 11 is a horizontal synchronizing signal separation circuit, 12 is a system controller, 13 is a PLL, 14 is a counter, 15 is a horizontal decoder, and 16 is a counter. , 17 is a vertical decoder, 18 is a vertical synchronizing signal separation circuit, 19 and 20 are reset gates, and 21 is a composite decoder.

Claims (1)

【特許請求の範囲】[Claims] ビデオ信号中の水平同期信号を用い、その周波数に関連
する周波数の高周波信号を発生する手段と、該高周波信
号をカウントして水平走査周期に係る第１のタイミング
信号群を形成する第１の計数手段と、該第１のタイミン
グ信号群中の１つをカウントして垂直走査周期に係る第
２のタイミング信号群を形成する第２の計数手段と、前
記ビデオ信号の不連続時前記水平同期信号を用い、前記
第１の計数手段をリセットする手段とを具え、前記第１
及び第２のタイミング信号群を用いて前記ビデオ信号の
処理を行うビデオ信号処理装置。Means for generating a high frequency signal of a frequency related to the horizontal synchronization signal in the video signal, and a first counter for counting the high frequency signal to form a first timing signal group related to the horizontal scanning period. means, second counting means for counting one of the first timing signals to form a second timing signal group related to a vertical scanning period; and when the video signal is discontinuous, the horizontal synchronizing signal and means for resetting the first counting means,
and a video signal processing device that processes the video signal using a second timing signal group.
JP60116217A 1985-03-19 1985-05-29 Video signal processor Pending JPS61274479A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP60116217A JPS61274479A (en) 1985-05-29 1985-05-29 Video signal processor
US06/840,942 US4729024A (en) 1985-03-19 1986-03-18 Synchronizing pulse signal generation device
US07/098,022 US4851910A (en) 1985-03-19 1987-09-17 Synchronizing pulse signal generation device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60116217A JPS61274479A (en) 1985-05-29 1985-05-29 Video signal processor

Publications (1)

Publication Number Publication Date
JPS61274479A true JPS61274479A (en) 1986-12-04

Family

ID=14681730

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60116217A Pending JPS61274479A (en) 1985-03-19 1985-05-29 Video signal processor

Country Status (1)

Country Link
JP (1) JPS61274479A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6455982A (en) * 1987-08-27 1989-03-02 Sony Corp Video reproducing device
JPH066758A (en) * 1992-02-11 1994-01-14 Internatl Business Mach Corp <Ibm> Signal processor for correcting distortion of display image

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6455982A (en) * 1987-08-27 1989-03-02 Sony Corp Video reproducing device
JPH066758A (en) * 1992-02-11 1994-01-14 Internatl Business Mach Corp <Ibm> Signal processor for correcting distortion of display image

Similar Documents

Publication Publication Date Title
US4052733A (en) Pal four-frame subcarrier phase detector
JPH0121711B2 (en)
JPS58186279A (en) Digital vtr
JPS61274479A (en) Video signal processor
JP3038932B2 (en) Clamping device
SE7507386L (en) SYSTEM FOR PROCESSING A COMPOSITE FERTILE VISION SIGNAL.
JPS59193680A (en) Automatic discriminating system of television broadcast system
JP3043014B2 (en) Magnetic recording / reproducing device
JP2699372B2 (en) Reference synchronization signal generator
JPS625515B2 (en)
JPH0437637B2 (en)
JP2967417B2 (en) Magnetic recording / reproducing device
JPH0646471B2 (en) Connection control circuit
JPH09180415A (en) Editing processor
JPS63224565A (en) Magnetic recording and reproducing device
JPH01102766A (en) Vtr
JPS61294989A (en) Correction device for time base fluctuation component of chrominance signal
JPH03154495A (en) Picture signal recording and reproducing system
JPS6345983A (en) Video signal recording and reproducing device
JPS6232784A (en) Correction system for time base fluctuation in video tape recorder
JPS632488A (en) Video signal recording and reproducing device
JPS592433B2 (en) Magnetic recording and reproducing method for color video signals
JPS54139707A (en) Video tape recorder
JPS6173489A (en) Device for converting synchronization of television signal
GB1509975A (en) Recording apparatus coding circuit for an image signal and corresponding decoding circuit