JPS61192459U - - Google Patents

Info

Publication number
JPS61192459U
JPS61192459U JP1985076636U JP7663685U JPS61192459U JP S61192459 U JPS61192459 U JP S61192459U JP 1985076636 U JP1985076636 U JP 1985076636U JP 7663685 U JP7663685 U JP 7663685U JP S61192459 U JPS61192459 U JP S61192459U
Authority
JP
Japan
Prior art keywords
semiconductor element
semiconductor
semiconductor device
lower electrode
showing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1985076636U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985076636U priority Critical patent/JPS61192459U/ja
Publication of JPS61192459U publication Critical patent/JPS61192459U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1985076636U 1985-05-23 1985-05-23 Pending JPS61192459U (ar)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985076636U JPS61192459U (ar) 1985-05-23 1985-05-23

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985076636U JPS61192459U (ar) 1985-05-23 1985-05-23

Publications (1)

Publication Number Publication Date
JPS61192459U true JPS61192459U (ar) 1986-11-29

Family

ID=30618956

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985076636U Pending JPS61192459U (ar) 1985-05-23 1985-05-23

Country Status (1)

Country Link
JP (1) JPS61192459U (ar)

Similar Documents

Publication Publication Date Title
JPS61192459U (ar)
JPS5892744U (ja) 半導体素子
JPS61102057U (ar)
JPS62152448U (ar)
JPH01113367U (ar)
JPS6356830U (ar)
JPS6151754U (ar)
JPS6157540U (ar)
JPS6280345U (ar)
JPS63180946U (ar)
JPS6387838U (ar)
JPH01143151U (ar)
JPH0229533U (ar)
JPS62180961U (ar)
JPH01153738U (ar)
JPH0236443U (ar)
JPH01100459U (ar)
JPS58164250U (ja) 半導体感温素子
JPS63102244U (ar)
JPS5956760U (ja) 半導体集積回路
JPS63195757U (ar)
JPS6336058U (ar)
JPS58127898U (ja) モ−タ−駆動回路
JPS6249331U (ar)
JPH02123130U (ar)