JPS61180331A - 集積回路装置 - Google Patents
集積回路装置Info
- Publication number
- JPS61180331A JPS61180331A JP60221271A JP22127185A JPS61180331A JP S61180331 A JPS61180331 A JP S61180331A JP 60221271 A JP60221271 A JP 60221271A JP 22127185 A JP22127185 A JP 22127185A JP S61180331 A JPS61180331 A JP S61180331A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- terminal
- flip
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 abstract description 6
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 abstract description 6
- 238000007689 inspection Methods 0.000 abstract description 2
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 abstract 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 abstract 1
- 238000012360 testing method Methods 0.000 description 7
- 238000000034 method Methods 0.000 description 5
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 3
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 241001494479 Pecora Species 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000003745 diagnosis Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60221271A JPS61180331A (ja) | 1985-10-04 | 1985-10-04 | 集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60221271A JPS61180331A (ja) | 1985-10-04 | 1985-10-04 | 集積回路装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15130777A Division JPS5483341A (en) | 1977-12-15 | 1977-12-15 | Digital integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61180331A true JPS61180331A (ja) | 1986-08-13 |
| JPS6215890B2 JPS6215890B2 (enrdf_load_stackoverflow) | 1987-04-09 |
Family
ID=16764159
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60221271A Granted JPS61180331A (ja) | 1985-10-04 | 1985-10-04 | 集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61180331A (enrdf_load_stackoverflow) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5061161A (enrdf_load_stackoverflow) * | 1973-09-24 | 1975-05-26 | ||
| JPS5230337A (en) * | 1975-09-03 | 1977-03-08 | Siemens Ag | Regenerative amplifier for charge transfer device |
-
1985
- 1985-10-04 JP JP60221271A patent/JPS61180331A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5061161A (enrdf_load_stackoverflow) * | 1973-09-24 | 1975-05-26 | ||
| JPS5230337A (en) * | 1975-09-03 | 1977-03-08 | Siemens Ag | Regenerative amplifier for charge transfer device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6215890B2 (enrdf_load_stackoverflow) | 1987-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5463338A (en) | Dual latch clocked LSSD and method | |
| US4267463A (en) | Digital integrated circuit | |
| US8352815B2 (en) | Circuit and method operable in functional and diagnostic modes | |
| US4493077A (en) | Scan testable integrated circuit | |
| KR0156547B1 (ko) | 집적 회로용 검사셀 | |
| US6861866B2 (en) | System on chip (SOC) and method of testing and/or debugging the system on chip | |
| KR0167591B1 (ko) | 경계주사 테스트 회로를 가진 반도체 장치 | |
| EP0224004A2 (en) | Interconnected multiport flip-flop logic circuit | |
| EP1034479B1 (en) | TEST CIRCUITRY FOR ASICs | |
| US7426670B2 (en) | Connecting multiple test access port controllers on a single test access port | |
| JPS63182585A (ja) | テスト容易化機能を備えた論理回路 | |
| US4566104A (en) | Testing digital electronic circuits | |
| US11199580B2 (en) | Test access port with address and command capability | |
| US20020073369A1 (en) | Method and apparatus for controlling and observing data in a logic block-based asic | |
| JP2632731B2 (ja) | 集積回路装置 | |
| EP0709688B1 (en) | A scan latch and test method therefore | |
| US5491699A (en) | Register stage having at least two memory stages for coordinating disparate clock signals for use in boundary scan | |
| JPH04250370A (ja) | 双方向入出力端子用バウンダリスキャンセル | |
| JPS6134174B2 (enrdf_load_stackoverflow) | ||
| US5894213A (en) | Semiconductor integrated circuit having a plurality of flip-flops | |
| US5378934A (en) | Circuit having a master-and-slave and a by-pass | |
| US6728814B2 (en) | Reconfigurable IEEE 1149.1 bus interface | |
| US4802133A (en) | Logic circuit | |
| JPS61180331A (ja) | 集積回路装置 | |
| US20030226079A1 (en) | Scan-path flip-flop circuit for integrated circuit memory |