JPS61176588U - - Google Patents

Info

Publication number
JPS61176588U
JPS61176588U JP5993485U JP5993485U JPS61176588U JP S61176588 U JPS61176588 U JP S61176588U JP 5993485 U JP5993485 U JP 5993485U JP 5993485 U JP5993485 U JP 5993485U JP S61176588 U JPS61176588 U JP S61176588U
Authority
JP
Japan
Prior art keywords
character pattern
shift
bit
signal
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5993485U
Other languages
Japanese (ja)
Other versions
JPH0442874Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP5993485U priority Critical patent/JPH0442874Y2/ja
Publication of JPS61176588U publication Critical patent/JPS61176588U/ja
Application granted granted Critical
Publication of JPH0442874Y2 publication Critical patent/JPH0442874Y2/ja
Expired legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示すブロツク図、
第2図は第1図の実施例の詳細を示すブロツク図
、第3図イ,ロは従来及び本考案による表示例を
示す画像図、第4図イ〜ホは本考案の処理過程を
示す説明図。 符号の説明10……システム制御回路、11…
…キヤラクタコードアドレスレジスタ、12……
ラスターカウンタ、20……キヤラクタゼネレー
タ、30……シフトビツト数設定回路、31……
レジスタ、32……加算器、33……テンポラリ
レジスタ、34……シフトビツト数設定レジスタ
、40……斜字体変換回路、41……バレルシフ
タ、42……1次記憶レジスタ、43……OR回
路、44……パラレル・シリアル変換レジスタ。
FIG. 1 is a block diagram showing an embodiment of the present invention.
Fig. 2 is a block diagram showing details of the embodiment of Fig. 1, Fig. 3 A and B are image diagrams showing display examples according to the conventional method and the present invention, and Fig. 4 A to E show the processing process of the present invention. Explanatory diagram. Explanation of symbols 10...System control circuit, 11...
...Character code address register, 12...
Raster counter, 20... Character generator, 30... Shift bit number setting circuit, 31...
Register, 32... Adder, 33... Temporary register, 34... Shift bit number setting register, 40... Italic conversion circuit, 41... Barrel shifter, 42... Primary storage register, 43... OR circuit, 44 ...Parallel/serial conversion register.

Claims (1)

【実用新案登録請求の範囲】 文字パターンの傾斜度を変えて文字パターンを
変換する文字パターン変換装置において、 変換後の傾斜度に応じて前記文字パターンの各
ラインのシフトビツト数を計算するシフトビツト
設定部と、 前記文字パターンの1ライン分の少なくとも2
倍のビツト数を有し、一端から前記文字パターン
の被変換ラインのビツト信号を入力されるシフト
レジスタと、 前記ビツト信号を前記シフトビツト数に応じて
シフトさせるシフト手段と、 シフトを完了した前記ビツト信号の原位置方向
の半数のビツト信号と先行したシフト操作によつ
てシフトを完了したビツト信号のシフト方向の半
数のビツト信号との論理和をとつて出力する信号
合成部とを備えたことを特徴とする文字パターン
変換装置。
[Claims for Utility Model Registration] In a character pattern conversion device that converts a character pattern by changing the slope of the character pattern, a shift bit setting section that calculates the number of shift bits for each line of the character pattern according to the slope after conversion. and at least two lines of the character pattern.
a shift register having double the number of bits and into which the bit signal of the line to be converted of the character pattern is inputted from one end; a shifting means for shifting the bit signal according to the number of shift bits; The present invention further includes a signal synthesis unit that calculates the logical sum of half of the bit signals in the original position direction of the signal and half of the bit signals in the shift direction of the bit signal that has been shifted by the preceding shift operation, and outputs the result. Characteristic character pattern conversion device.
JP5993485U 1985-04-22 1985-04-22 Expired JPH0442874Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5993485U JPH0442874Y2 (en) 1985-04-22 1985-04-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5993485U JPH0442874Y2 (en) 1985-04-22 1985-04-22

Publications (2)

Publication Number Publication Date
JPS61176588U true JPS61176588U (en) 1986-11-04
JPH0442874Y2 JPH0442874Y2 (en) 1992-10-09

Family

ID=30586816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5993485U Expired JPH0442874Y2 (en) 1985-04-22 1985-04-22

Country Status (1)

Country Link
JP (1) JPH0442874Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0331895A (en) * 1989-06-16 1991-02-12 Internatl Business Mach Corp <Ibm> Method of generating image display

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0331895A (en) * 1989-06-16 1991-02-12 Internatl Business Mach Corp <Ibm> Method of generating image display

Also Published As

Publication number Publication date
JPH0442874Y2 (en) 1992-10-09

Similar Documents

Publication Publication Date Title
JPS6367218B2 (en)
US3789386A (en) Restoration system for pattern information using and-type logic of adjacent bits
JPS61176588U (en)
JP2835719B2 (en) Image processing device
JPS6346429B2 (en)
JPS54108534A (en) Cathode-ray tube graphic display unit
JP2850024B2 (en) Image memory input device in character recognition device
KR930004642B1 (en) Apparatus for encoding image signal
SU1185324A1 (en) Device for editing information on crt screen
JP2716167B2 (en) Drawing control device for printer
JPS6310667U (en)
SU715567A1 (en) Device for displaying graphical information
KR930004645B1 (en) Apparatus for encoding image signal
JPS61240282A (en) Image data converter
JP3004993B2 (en) Image processing device
JPS6444484A (en) Color monochromatic converter
JPS5827191A (en) Character display
JPS61124985A (en) Bit map memory control system
JPH0113128B2 (en)
JPH0113108B2 (en)
JPS5848101B2 (en) Zukei Hatsuseisouchi
JPH0754545B2 (en) Data structure converter
JPS58157383U (en) display circuit
JPS6335165U (en)
JPS646587B2 (en)