JPS61165155A - 記憶キ−アクセス制御方式 - Google Patents

記憶キ−アクセス制御方式

Info

Publication number
JPS61165155A
JPS61165155A JP59267919A JP26791984A JPS61165155A JP S61165155 A JPS61165155 A JP S61165155A JP 59267919 A JP59267919 A JP 59267919A JP 26791984 A JP26791984 A JP 26791984A JP S61165155 A JPS61165155 A JP S61165155A
Authority
JP
Japan
Prior art keywords
storage key
register
latch
acc
readout
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59267919A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0236011B2 (enExample
Inventor
Kunio Nakabayashi
中林　邦夫
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59267919A priority Critical patent/JPS61165155A/ja
Publication of JPS61165155A publication Critical patent/JPS61165155A/ja
Publication of JPH0236011B2 publication Critical patent/JPH0236011B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59267919A 1984-12-19 1984-12-19 記憶キ−アクセス制御方式 Granted JPS61165155A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59267919A JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59267919A JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS61165155A true JPS61165155A (ja) 1986-07-25
JPH0236011B2 JPH0236011B2 (enExample) 1990-08-15

Family

ID=17451438

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59267919A Granted JPS61165155A (ja) 1984-12-19 1984-12-19 記憶キ−アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS61165155A (enExample)

Also Published As

Publication number Publication date
JPH0236011B2 (enExample) 1990-08-15

Similar Documents

Publication Publication Date Title
US4831520A (en) Bus interface circuit for digital data processor
US5056002A (en) Cache memory for use with multiprocessor systems
US4851991A (en) Central processor unit for digital data processing system including write buffer management mechanism
US5032985A (en) Multiprocessor system with memory fetch buffer invoked during cross-interrogation
US5119484A (en) Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction
EP0303648A1 (en) CENTRAL PROCESSOR UNIT FOR DIGITAL DATA PROCESSING ARRANGEMENT WITH CACHE MEMORY MANAGEMENT DEVICE.
US5091845A (en) System for controlling the storage of information in a cache memory
US5313602A (en) Multiprocessor system and method of control over order of transfer of data between buffer storages
US5226170A (en) Interface between processor and special instruction processor in digital data processing system
EP0533427B1 (en) Computer memory control system
US4800490A (en) Buffer storage control system having a priority circuit
US5276892A (en) Destination control logic for arithmetic and logic unit for digital data processor
JPS61165155A (ja) 記憶キ−アクセス制御方式
USRE38514E1 (en) System for and method of efficiently controlling memory accesses in a multiprocessor computer system
JP3205989B2 (ja) 情報処理システム
JPS6285372A (ja) マルチプロセツサシステムにおけるコンペアアンドスワツプ方式
JPH05158793A (ja) 並列キャッシュメモリ
JP3047992B2 (ja) 主記憶キー制御方法
EP0418220B1 (en) Destination control logic for arithmetic and logic unit for digital data processor
JP2588547B2 (ja) マルチｃｐｕシステム
JPH0580698B2 (enExample)
JPH0343649B2 (enExample)
EP0302926A1 (en) CIRCUIT FOR GENERATING CONTROL SIGNALS FOR AN ARITHMETIC AND LOGIC UNIT FOR A DIGITAL PROCESSOR.
JPS62154039A (ja) バツフア記憶制御方式
JPS6367668A (ja) マルチプロセサシステム