JPS61164036U - - Google Patents
Info
- Publication number
- JPS61164036U JPS61164036U JP1985027634U JP2763485U JPS61164036U JP S61164036 U JPS61164036 U JP S61164036U JP 1985027634 U JP1985027634 U JP 1985027634U JP 2763485 U JP2763485 U JP 2763485U JP S61164036 U JPS61164036 U JP S61164036U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- film carrier
- opposite side
- semiconductor
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 8
- 230000000149 penetrating effect Effects 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985027634U JPS61164036U (fr) | 1985-02-25 | 1985-02-25 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985027634U JPS61164036U (fr) | 1985-02-25 | 1985-02-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61164036U true JPS61164036U (fr) | 1986-10-11 |
Family
ID=30524774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985027634U Pending JPS61164036U (fr) | 1985-02-25 | 1985-02-25 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61164036U (fr) |
-
1985
- 1985-02-25 JP JP1985027634U patent/JPS61164036U/ja active Pending