JPS61161609U - - Google Patents
Info
- Publication number
- JPS61161609U JPS61161609U JP4322885U JP4322885U JPS61161609U JP S61161609 U JPS61161609 U JP S61161609U JP 4322885 U JP4322885 U JP 4322885U JP 4322885 U JP4322885 U JP 4322885U JP S61161609 U JPS61161609 U JP S61161609U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- binary
- circuit
- memory
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003909 pattern recognition Methods 0.000 claims description 4
- 238000003384 imaging method Methods 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
- 238000006243 chemical reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Length Measuring Devices By Optical Means (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
- Image Processing (AREA)
- Closed-Circuit Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4322885U JPS61161609U (es) | 1985-03-27 | 1985-03-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4322885U JPS61161609U (es) | 1985-03-27 | 1985-03-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61161609U true JPS61161609U (es) | 1986-10-07 |
Family
ID=30554705
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4322885U Pending JPS61161609U (es) | 1985-03-27 | 1985-03-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61161609U (es) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1990009004A1 (en) * | 1989-01-31 | 1990-08-09 | Yoshiro Yamada | Image processing method and apparatus |
| JP2006078381A (ja) * | 2004-09-10 | 2006-03-23 | Keyence Corp | 画像処理装置のディスプレイ表示方法。 |
-
1985
- 1985-03-27 JP JP4322885U patent/JPS61161609U/ja active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1990009004A1 (en) * | 1989-01-31 | 1990-08-09 | Yoshiro Yamada | Image processing method and apparatus |
| JP2006078381A (ja) * | 2004-09-10 | 2006-03-23 | Keyence Corp | 画像処理装置のディスプレイ表示方法。 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61161609U (es) | ||
| JPS58105651U (ja) | パタ−ンの中心位置検出装置 | |
| JPS5986742U (ja) | プログラマブルタイミング発生回路 | |
| JPS6457536U (es) | ||
| JPH01133697U (es) | ||
| JPH01116853U (es) | ||
| JPS63192792U (es) | ||
| JPS621255U (es) | ||
| JPS6074337U (ja) | ランダムパタ−ン発生器 | |
| JPS6257468U (es) | ||
| JPS5813789U (ja) | 映像信号の処理装置 | |
| JPS59153596U (ja) | 記憶装置 | |
| JPS59130158U (ja) | パタ−ン認識装置 | |
| JPS582059U (ja) | 輪郭線抽出装置 | |
| JPS60132699U (ja) | 集積回路 | |
| JPH042145U (es) | ||
| JPH01103916U (es) | ||
| JPH0221823U (es) | ||
| JPS648853U (es) | ||
| JPH0227217U (es) | ||
| JPS5914449U (ja) | 同期信号入力回路 | |
| JPS58136840U (ja) | ウインカ−入力処理回路 | |
| JPS5933551U (ja) | デ−タ読取り装置 | |
| JPS622088U (es) | ||
| JPS60135868U (ja) | 映像信号処理回路 |