JPS61149197U - - Google Patents
Info
- Publication number
- JPS61149197U JPS61149197U JP3129485U JP3129485U JPS61149197U JP S61149197 U JPS61149197 U JP S61149197U JP 3129485 U JP3129485 U JP 3129485U JP 3129485 U JP3129485 U JP 3129485U JP S61149197 U JPS61149197 U JP S61149197U
- Authority
- JP
- Japan
- Prior art keywords
- input
- data
- controlling
- transfer gate
- gate according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000013500 data storage Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Description
第１図は本考案の一実施例を示す回路構成図で
ある。
１１……データ入力端子、１２ａ〜１２ｈ……
トランスフアゲート、１３ａ〜１３ｄ……ＲＡＭ
、１４……データ出力端子、１５……アドレス制
御回路、１６……アドレスカウンタ、１９……デ
コーダ。
FIG. 1 is a circuit diagram showing an embodiment of the present invention. 11...Data input terminal, 12a to 12h...
Transfer gate, 13a-13d...RAM
, 14...Data output terminal, 15...Address control circuit, 16...Address counter, 19...Decoder.
Claims (1)
これらの各ＲＡＭのデータ入力側及びデータ出力
側にそれぞれ設けられたトランスフアゲートと、
入力モードに応じて上記入力側トランスフアゲー
トを制御し、上記ＲＡＭへの入力を同時入力ある
いは指定アドレスに応じた選択入力に切換える手
段と、上記入力モードに応じて上記読出し／書込
み信号を上記各ＲＡＭに同時あるいは指定アドレ
スに応じて選択的に与える手段と、アドレスデー
タに応じて上記出力側トランスフアゲートを制御
し、上記ＲＡＭを選択して記憶データの読出しを
行なう手段とを具備したことを特徴とするデータ
記憶装置。 a plurality of RAMs having the same address space;
Transfer gates provided on the data input side and data output side of each of these RAMs,
means for controlling the input-side transfer gate according to the input mode and switching the inputs to the RAM to simultaneous input or selective input according to a designated address; and means for controlling the input side transfer gate according to the input mode; and means for controlling the output-side transfer gate according to address data to select the RAM and read the stored data. data storage device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3129485U JPS61149197U (en) | 1985-03-05 | 1985-03-05 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3129485U JPS61149197U (en) | 1985-03-05 | 1985-03-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61149197U true JPS61149197U (en) | 1986-09-13 |
Family
ID=30531771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3129485U Pending JPS61149197U (en) | 1985-03-05 | 1985-03-05 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61149197U (en) |
-
1985
- 1985-03-05 JP JP3129485U patent/JPS61149197U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61149197U (en) | ||
| JPS61120998U (en) | ||
| JPS61107049U (en) | ||
| JPS5876938U (en) | control panel | |
| JPS5823972U (en) | power window device | |
| JPS6223349U (en) | ||
| JPS6356448U (en) | ||
| JPS6214536U (en) | ||
| JPS643988U (en) | ||
| JPS6239384U (en) | ||
| JPS61176648U (en) | ||
| JPS61133840U (en) | ||
| JPS61189355U (en) | ||
| JPS62121652U (en) | ||
| JPS63163541U (en) | ||
| JPS61189066U (en) | ||
| JPS61201104U (en) | ||
| JPS62183263U (en) | ||
| JPS63161498U (en) | ||
| JPS61118116U (en) | ||
| JPS5893037U (en) | switch circuit | |
| JPS6365199U (en) | ||
| JPS6397149U (en) | ||
| JPS6184955U (en) | ||
| JPH0295429U (en) |