JPS6114532B2 - - Google Patents

Info

Publication number
JPS6114532B2
JPS6114532B2 JP56039734A JP3973481A JPS6114532B2 JP S6114532 B2 JPS6114532 B2 JP S6114532B2 JP 56039734 A JP56039734 A JP 56039734A JP 3973481 A JP3973481 A JP 3973481A JP S6114532 B2 JPS6114532 B2 JP S6114532B2
Authority
JP
Japan
Prior art keywords
unit
value
test
register
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56039734A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56162154A (en
Inventor
Jooji Rangudon Junia Guren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS56162154A publication Critical patent/JPS56162154A/ja
Publication of JPS6114532B2 publication Critical patent/JPS6114532B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
    • H03M7/4006—Conversion to or from arithmetic code

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Multi Processors (AREA)
JP3973481A 1980-04-28 1981-03-20 Pipeline processing system Granted JPS56162154A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/143,986 US4295125A (en) 1980-04-28 1980-04-28 Method and means for pipeline decoding of the high to low order pairwise combined digits of a decodable set of relatively shifted finite number of strings

Publications (2)

Publication Number Publication Date
JPS56162154A JPS56162154A (en) 1981-12-12
JPS6114532B2 true JPS6114532B2 (enExample) 1986-04-19

Family

ID=22506565

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3973481A Granted JPS56162154A (en) 1980-04-28 1981-03-20 Pipeline processing system

Country Status (3)

Country Link
US (1) US4295125A (enExample)
EP (1) EP0040309A3 (enExample)
JP (1) JPS56162154A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008172545A (ja) * 2007-01-12 2008-07-24 Hitachi Ltd 画像符号化・復号化装置

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57134774A (en) * 1981-02-13 1982-08-20 Hitachi Ltd Vector operating device
US4652856A (en) * 1986-02-04 1987-03-24 International Business Machines Corporation Multiplication-free multi-alphabet arithmetic code
US4891643A (en) * 1986-09-15 1990-01-02 International Business Machines Corporation Arithmetic coding data compression/de-compression by selectively employed, diverse arithmetic coding encoders and decoders
US4905297A (en) * 1986-09-15 1990-02-27 International Business Machines Corporation Arithmetic coding encoder and decoder system
US4935882A (en) * 1986-09-15 1990-06-19 International Business Machines Corporation Probability adaptation for arithmetic coders
US5333212A (en) * 1991-03-04 1994-07-26 Storm Technology Image compression technique with regionally selective compression ratio
JP3123792B2 (ja) * 1991-11-05 2001-01-15 株式会社リコー 算術符号を用いる符号化装置および復号化装置
CA2077271C (en) * 1991-12-13 1998-07-28 David J. Craft Method and apparatus for compressing data
US5396228A (en) * 1992-01-16 1995-03-07 Mobile Telecommunications Technologies Methods and apparatus for compressing and decompressing paging data
US5325401A (en) * 1992-03-13 1994-06-28 Comstream Corporation L-band tuner with quadrature downconverter for PSK data applications
US5563595A (en) * 1993-12-23 1996-10-08 International Business Machines Corporation Method and apparatus for compressing data
KR960015195A (ko) * 1994-10-31 1996-05-22 배순훈 트리 구조 이원 연산 코딩 장치
US6055338A (en) * 1996-08-22 2000-04-25 Sumitomo Metal Industries Limited Bi-level adaptive coding using a dual port memory and a context comparator
US6058216A (en) * 1996-09-03 2000-05-02 Sumitomo Metal Industries Limited Apparatus for encoding image data
US5818368A (en) * 1997-04-18 1998-10-06 Premier Research, Llc Method and apparatus for lossless digital data compression
US6892343B2 (en) 2000-03-27 2005-05-10 Board Of Regents Of The University Of Nebraska System and method for joint source-channel encoding, with symbol decoding and error correction
FR2813484A1 (fr) * 2000-08-31 2002-03-01 Koninkl Philips Electronics Nv Traitement de donnees en une serie temporelle d'etapes
US6714145B1 (en) 2002-09-26 2004-03-30 Richard Marques Method and apparatus for integer-based encoding and decoding of bits
US8176155B2 (en) * 2003-11-26 2012-05-08 Riip, Inc. Remote network management system
KR100648258B1 (ko) * 2004-08-02 2006-11-23 삼성전자주식회사 고속의 디코딩을 수행하는 파이프라인 구조의 내용 기반적응적 이진 산술 디코더
US7161507B2 (en) * 2004-08-20 2007-01-09 1St Works Corporation Fast, practically optimal entropy coding
US7265691B2 (en) * 2005-06-23 2007-09-04 1Stworks Corporation Modeling for enumerative encoding
US8779950B2 (en) 2012-03-05 2014-07-15 Dcba, Llc Command encoded data compression
US9543980B2 (en) 2014-10-10 2017-01-10 Massachusettes Institute Of Technology Systems and methods for model-free compression and model-based decompression

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4025771A (en) * 1974-03-25 1977-05-24 Hughes Aircraft Company Pipe line high speed signal processor
US4099257A (en) * 1976-09-02 1978-07-04 International Business Machines Corporation Markov processor for context encoding from given characters and for character decoding from given contexts
US4122440A (en) * 1977-03-04 1978-10-24 International Business Machines Corporation Method and means for arithmetic string coding
US4286256A (en) * 1979-11-28 1981-08-25 International Business Machines Corporation Method and means for arithmetic coding utilizing a reduced number of operations

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008172545A (ja) * 2007-01-12 2008-07-24 Hitachi Ltd 画像符号化・復号化装置

Also Published As

Publication number Publication date
US4295125A (en) 1981-10-13
JPS56162154A (en) 1981-12-12
EP0040309A2 (en) 1981-11-25
EP0040309A3 (en) 1982-10-27

Similar Documents

Publication Publication Date Title
JPS6114532B2 (enExample)
TWI405126B (zh) 微處理器及其執行指令之方法
US4467317A (en) High-speed arithmetic compression coding using concurrent value updating
US5485411A (en) Three input arithmetic logic unit forming the sum of a first input anded with a first boolean combination of a second input and a third input plus a second boolean combination of the second and third inputs
US6009451A (en) Method for generating barrel shifter result flags directly from input data
US5761726A (en) Base address generation in a multi-processing system having plural memories with a unified address space corresponding to each processor
US5696959A (en) Memory store from a selected one of a register pair conditional upon the state of a selected status bit
US5596763A (en) Three input arithmetic logic unit forming mixed arithmetic and boolean combinations
US6032170A (en) Long instruction word controlling plural independent processor operations
US6016538A (en) Method, apparatus and system forming the sum of data in plural equal sections of a single data word
Schorr Computer-aided digital system design and analysis using a register transfer language
JPS58158739A (ja) 浮動小数点加算方法及び装置
JP7096828B2 (ja) 入力オペランド値を処理するための装置及び方法
JPH0542011B2 (enExample)
JPH07295790A (ja) ２状態先行０／１予想機構（ｌｚａ）
JP7541524B2 (ja) アンカーデータ要素における特殊値の符号化
JP2002007111A (ja) 多重データ・セットを処理するためのセルフタイム式伝送方法
JP7601776B2 (ja) アンカーデータ要素の変換
US5097436A (en) High performance adder using carry predictions
JPH0250492B2 (enExample)
JPS63123125A (ja) 浮動小数点数の加算装置
US5689695A (en) Conditional processor operation based upon result of two consecutive prior processor operations
US7016930B2 (en) Apparatus and method for performing operations implemented by iterative execution of a recurrence equation
US7647368B2 (en) Data processing apparatus and method for performing data processing operations on floating point data elements
EP0936537B1 (en) Cyclic redundancy check in a computer system