JPS6112581B2 - - Google Patents

Info

Publication number
JPS6112581B2
JPS6112581B2 JP53079052A JP7905278A JPS6112581B2 JP S6112581 B2 JPS6112581 B2 JP S6112581B2 JP 53079052 A JP53079052 A JP 53079052A JP 7905278 A JP7905278 A JP 7905278A JP S6112581 B2 JPS6112581 B2 JP S6112581B2
Authority
JP
Japan
Prior art keywords
memory
information
cache memory
processing
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53079052A
Other languages
English (en)
Japanese (ja)
Other versions
JPS556632A (en
Inventor
Tadao Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP7905278A priority Critical patent/JPS556632A/ja
Publication of JPS556632A publication Critical patent/JPS556632A/ja
Publication of JPS6112581B2 publication Critical patent/JPS6112581B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP7905278A 1978-06-29 1978-06-29 Memory access control system Granted JPS556632A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7905278A JPS556632A (en) 1978-06-29 1978-06-29 Memory access control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7905278A JPS556632A (en) 1978-06-29 1978-06-29 Memory access control system

Publications (2)

Publication Number Publication Date
JPS556632A JPS556632A (en) 1980-01-18
JPS6112581B2 true JPS6112581B2 (online.php) 1986-04-09

Family

ID=13679116

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7905278A Granted JPS556632A (en) 1978-06-29 1978-06-29 Memory access control system

Country Status (1)

Country Link
JP (1) JPS556632A (online.php)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5718778A (en) * 1980-07-08 1982-01-30 Mitsubishi Electric Corp Liquid crystal composition
JPS638849A (ja) * 1986-06-30 1988-01-14 Fujitsu Ltd キヤツシユメモリ制御方式

Also Published As

Publication number Publication date
JPS556632A (en) 1980-01-18

Similar Documents

Publication Publication Date Title
EP0062165B1 (en) Multiprocessors including private and shared caches
US6658538B2 (en) Non-uniform memory access (NUMA) data processing system having a page table including node-specific data storage and coherency control
US4484267A (en) Cache sharing control in a multiprocessor
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
US7213248B2 (en) High speed promotion mechanism suitable for lock acquisition in a multiprocessor data processing system
US5463739A (en) Apparatus for vetoing reallocation requests during a data transfer based on data bus latency and the number of received reallocation requests below a threshold
EP0083400A2 (en) A multiprocessor system with at least three-level memory hierarchies
US6098156A (en) Method and system for rapid line ownership transfer for multiprocessor updates
JPH0345407B2 (online.php)
JP2004505346A (ja) 多重プロセッサアーキテクチャのためのキャッシュコヒーレンシシステムおよび方法
JP3575572B2 (ja) データ転送方法及びシステム
US5263144A (en) Method and apparatus for sharing data between processors in a computer system
US7523260B2 (en) Propagating data using mirrored lock caches
US5426754A (en) Cross-interrogate method and means for combined scaler and vector processing system
US5287482A (en) Input/output cache
EP0404560B1 (en) multiprocessor system and method
US6925551B2 (en) Method, apparatus and system for accessing a global promotion facility through execution of a branch-type instruction
JPH04336641A (ja) 処理システムにおける使用のためのデータキャッシュおよび方法
JPH071489B2 (ja) コンピュータ装置およびコンピュータ装置においてキャッシュデータアレイ内のデータの不一致を検出して修正する方法
KR100380674B1 (ko) 멀티프로세서 시스템에서의 기록-통과 기억 동작동안 캐시코히어런스를 유지하는 방법 및 시스템
JP2846888B2 (ja) 分散共有メモリを持つマルチプロセッサシステム
JPH055137B2 (online.php)
JPH04191946A (ja) スヌープキャッシュメモリ制御方式
JPH06187239A (ja) 多階層キャッシュメモリにおけるデータ一致制御方式
JPS6113261B2 (online.php)