JPS6057941A - Sputtering device - Google Patents

Sputtering device

Info

Publication number
JPS6057941A
JPS6057941A JP16498683A JP16498683A JPS6057941A JP S6057941 A JPS6057941 A JP S6057941A JP 16498683 A JP16498683 A JP 16498683A JP 16498683 A JP16498683 A JP 16498683A JP S6057941 A JPS6057941 A JP S6057941A
Authority
JP
Japan
Prior art keywords
layer
target
quartz
generation
quartz plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16498683A
Other languages
Japanese (ja)
Inventor
Mamoru Ozaki
尾崎 護
Shunji Sasabe
笹部 俊二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP16498683A priority Critical patent/JPS6057941A/en
Publication of JPS6057941A publication Critical patent/JPS6057941A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers

Abstract

PURPOSE:To prevent the generation of cracks in a quartz target, to lengthen life and to form a thin-film having excellent quality by forming a metallic layer integrally shaped to the back of the target by a material, wetting properties thereof with a fixing material are excellent and alloying porperties thereof at the high melting point are low. CONSTITUTION:A Cr layer 17 is integrally formed previously to the back of a quartz board 14, nd the quartz board 14 is fixed to a packing plate 15 by wetting properties between the Cr layer 17 and a fixing material 16 (an alloy layer of In/Sn). Consequently, thermal stress is not concentrated because heat generated by a collision and a reaction with the quartz board 14 of Ar ions is dissipated rapidly to the packing plate 15 through the Cr layer 17 and the In/Sn alloy layer 16 and there is no air gap at that time. Accordingly, the generation of cracks in the quartz board 14 can be prevented, and the generation of foreign matters and a contamination to a formed film can be obviated.

Description

【発明の詳細な説明】 /l ) 〔技術分野〕 本発明はスパッタ技術に関し、特に石英ターゲットを備
えるスパッタ技術に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to sputtering technology, and particularly to sputtering technology with a quartz target.

〔背景技術〕[Background technology]

スパッタ装置は特に半導体製造技術分野において半導体
ウェーハ」二に薄膜を形成する際に利用される。中でも
、絶縁薄膜である石英(Sint)膜を形成する場合に
有効に利用されており、所謂ターゲットに石英板を使用
し、これにArイオ゛ン等を衝突させることにより石英
板表面から石英(粒子)を飛散させ、これをウェーハ表
面に被着させるようになっている。
Sputtering apparatuses are used particularly in the field of semiconductor manufacturing technology to form thin films on semiconductor wafers. Among these, it is effectively used to form a quartz (Sint) film, which is an insulating thin film.A quartz plate is used as a so-called target, and by bombarding it with Ar ions, etc., quartz (Sint) is removed from the surface of the quartz plate. This method scatters particles (particles) and deposits them on the wafer surface.

ところで、前記した石英ターゲットは、従来第1図に示
すようにAQ薄層2とI n / S n層(In、S
n合金層、以下同じ)3とにより石英板1をバッキング
プレート4に固着した構成となっている。ここでI n
 / S n層はCu材からなるバッキングプレート4
に石英板1を固着するた、めの固着材(ろう材)として
機能し、AQ薄層2は石英板1の裏面に蒸着等により一
体に形成されて(2) In/Sn層3との固着性を向上させるよう機能してい
る。また、AQ薄層2は低コストであること及び石英板
1への蒸着が容易(低温度可能)であることからも採用
されている。
By the way, the above-mentioned quartz target conventionally has an AQ thin layer 2 and an In/S n layer (In, S
The quartz plate 1 is fixed to the backing plate 4 by an n-alloy layer (hereinafter the same) 3. Here I n
/S n layer is a backing plate 4 made of Cu material
The AQ thin layer 2 is integrally formed on the back surface of the quartz plate 1 by vapor deposition or the like, and serves as a fixing material (brazing material) for fixing the quartz plate 1 to the (2) In/Sn layer 3. It functions to improve adhesion. Further, the AQ thin layer 2 is employed because it is low cost and can be easily deposited on the quartz plate 1 (low temperature possible).

ところが、前記AQ薄層2はIn/Sn層3との固着性
が高いこと、換言すればAQとIn/Snとの合金を作
り易いことから、固着条件及び石英膜形成条件によって
はAQ薄層2の一部がI n / S n層3に溶出し
、同図のようにAfl薄層2の一部に空隙5が生じるこ
とがある。このような空隙5が生じると、この部位にお
ける石英板1とI n / S n層3ないしバッキン
グプレート4間の熱伝導効率、つまり冷却効率の低下を
起こし、スパッタ時に石英板1に発生する熱による熱応
力がこの空隙5部位に集中して石英板1にクラックを発
生させる。そして、クラックの発生によりクラックエツ
ジ部では電界集中が生じてエツジ欠けが発生し、欠けた
大粒径の石英がウェーハ表面に付着して欠陥を生起させ
、或いはクラックを通して露呈されたI n / S 
n層3からInやSnをスパッタ(たたき出す)させ汚
染物としてウェーハ表面に付着させる。このため、クラ
ックの生じたターゲットは以後使用できなくなり、ター
ゲットの短寿命化の原因になっている。
However, since the AQ thin layer 2 has a high adhesion with the In/Sn layer 3, in other words, it is easy to form an alloy of AQ and In/Sn, depending on the adhesion conditions and quartz film formation conditions, the AQ thin layer 2 A part of the Afl thin layer 2 may be eluted into the In/S n layer 3, and a void 5 may be formed in a part of the Afl thin layer 2 as shown in the figure. When such a gap 5 is generated, the heat conduction efficiency between the quartz plate 1 and the In/S n layer 3 or the backing plate 4 in this region, that is, the cooling efficiency, decreases, and the heat generated in the quartz plate 1 during sputtering is reduced. Thermal stress caused by this is concentrated in the voids 5 and causes cracks to occur in the quartz plate 1. When the crack occurs, electric field concentration occurs at the crack edge, causing edge chipping, and chipped large-sized quartz particles adhere to the wafer surface and cause defects, or In/S is exposed through the crack.
In and Sn are sputtered (knocked out) from the n-layer 3 and attached to the wafer surface as contaminants. For this reason, a cracked target cannot be used any more, which causes a shortened lifespan of the target.

〔発明の目的〕[Purpose of the invention]

本発明の目的は石英ターゲットにおけるクラックの発生
を有効に防止すると共にターゲットの長寿命化を図り、
かつ一方では形成する薄膜中への異物の混入を防止しま
たその汚染を防止して良好な薄膜を形成することのでき
るスパッタ装置を提供することにある。
The purpose of the present invention is to effectively prevent the occurrence of cracks in a quartz target and to extend the life of the target.
On the other hand, it is an object of the present invention to provide a sputtering apparatus that can prevent foreign matter from entering the thin film to be formed, and can form a good thin film by preventing contamination.

本発明の前記ならびにそのほかの目的と新規な特徴は、
本明細書の記述および添付図面からあ−らかになるであ
ろう。
The above and other objects and novel features of the present invention include:
It will become clear from the description of this specification and the accompanying drawings.

〔発明の概要〕[Summary of the invention]

本願において開示される発明のうち代表的なものの概要
を簡単に説明すれば、下記のとおりである。
A brief overview of typical inventions disclosed in this application is as follows.

すなわち1石英ターゲットの裏面に一体形成する金属層
を、バッキングプレートとの固着材との(3) 濡れ性が良い一方で高融点でのその合金性が低い材料に
て形成することにより、ターゲット裏面における空隙の
発生を防止し、これによりターゲットのクラック発生を
防止して長寿命化、良質薄膜の形成を可能にするもので
ある。
In other words, by forming the metal layer integrally formed on the back surface of the quartz target with a material that adheres to the backing plate (3) and having good wettability but low alloying properties at high melting points, the back surface of the target This prevents the generation of voids in the target, thereby preventing the generation of cracks in the target, thereby extending the life of the target and making it possible to form a high-quality thin film.

〔実施例1〕 第2図は本発明の一実施例を示している。図示のように
スパッタ装置は真空引き可能なチャンバ10内にターゲ
ット11と電極12とを対向配置し、チャンバ10内を
例えば所定の真空度のArガス雰囲気に保った上でター
ゲット11と電極12間にRF雷電圧印加することによ
り、ターゲット11と電極12間にRF雷電圧印加する
ことにより、ターゲット11と電極12間にプラズマを
発生させることができる。本例ではターゲット1.1に
石英板14を使用しかつ前記電極12には半導体ウェー
ハ13を取着しているため、前記プラズマにより生じた
Arイオンは石英板14に衝突して石英分子をたたき出
し、これをウェーハ13表面に被着して5in2薄膜を
形成する。
[Embodiment 1] FIG. 2 shows an embodiment of the present invention. As shown in the figure, in the sputtering apparatus, a target 11 and an electrode 12 are disposed facing each other in a chamber 10 that can be evacuated, and the space between the target 11 and the electrode 12 is maintained within the chamber 10 at a predetermined degree of vacuum, for example, in an Ar gas atmosphere. By applying an RF lightning voltage between the target 11 and the electrode 12, plasma can be generated between the target 11 and the electrode 12. In this example, since a quartz plate 14 is used as the target 1.1 and a semiconductor wafer 13 is attached to the electrode 12, Ar ions generated by the plasma collide with the quartz plate 14 and knock out quartz molecules. This is deposited on the surface of the wafer 13 to form a 5in2 thin film.

(4) 前記ターゲット11はチャンバ10に支持されたCu材
のバッキングプレート15上に前記石英板14を固着し
た構成となっており、固着材としてはI n / S 
nの合金属16が使用される。そして、この固着に際し
ては、前記石英板14の裏面にCr層17を一体形成し
ておき、このCr層17と固着材16との濡れ性によっ
て石英板14をバッキングプレート15に固着している
(4) The target 11 has a structure in which the quartz plate 14 is fixed on a backing plate 15 made of Cu material supported by the chamber 10, and the fixing material is In/S.
n alloy metal 16 is used. For this fixing, a Cr layer 17 is integrally formed on the back surface of the quartz plate 14, and the quartz plate 14 is fixed to the backing plate 15 by the wettability of the Cr layer 17 and the fixing material 16.

したがって、この構成、特にこのターゲット11の構成
によれば1石英板14をIn/Srz#金16にてバ金
印6グプレート15に固着する−に加熱が行なわれても
、Cr材は高融点部材であこと、またCr材はIn/S
n合金とは合金性が低いこと等から、Cr層17のI 
n / S n合金層16への溶出は全く生じることは
なく、したがってCr層17に空隙が発生することはな
い。
Therefore, according to this structure, especially the structure of this target 11, even if the quartz plate 14 is fixed to the metal stamp plate 15 with In/Srz #gold 16, the Cr material has a high melting point. The material is In/S, and the Cr material is In/S.
Since the n-alloy has low alloying properties, the I of the Cr layer 17
No elution into the n/S n alloy layer 16 occurs, and therefore no voids are generated in the Cr layer 17.

これにより、スパッタ動作時にArイオンが石英板14
に衝突反応することにより発生する熱はCr層17.I
n/Sn合金層16を通してバッキングプレート15に
すみやかに放散され、し、かもこのときに空隙が存在し
ていないので熱応力の集中が生ずることもない。この結
果、石英板14へのクランクの発生が防止でき、クラッ
クの発生に伴なう欠は異物の発生や形成膜への汚染を防
止することができる。
As a result, Ar ions are transferred to the quartz plate 14 during sputtering operation.
The heat generated by the collision reaction with the Cr layer 17. I
It is quickly dissipated to the backing plate 15 through the n/Sn alloy layer 16, and since there are no voids at this time, no concentration of thermal stress occurs. As a result, it is possible to prevent the occurrence of cracks in the quartz plate 14, and it is possible to prevent the generation of foreign matter and contamination of the formed film due to chips caused by the occurrence of cracks.

〔実施例2〕 第3図はターゲットの他の実施例を示す。本例ではCu
材からなるバッキングプレート15にIn/Sn合金層
16にて石英板14を固着するに際し、石英板24の裏
面にはCr薄層18とCu層19とを多層に形成してい
る点が前例とは相違している。即ち、Cr薄層18とC
u層1.9との多層構造では、安価なCuを用いた最低
限必・要な層厚を確保しているのでCr層単独の場合よ
りも安価にできる。また、Cr層18は石英板14に強
固に付着し、一方Cu層19はIn/Sn合金との濡れ
性がよく、合金性が低い高融点77部材であることから
、固着時における溶出はなく空隙が防止できる。したが
って、本例においても゛石英板14へのクランクの発生
は防止でき、良質な膜形成を可能にする。
[Embodiment 2] FIG. 3 shows another embodiment of the target. In this example, Cu
When fixing the quartz plate 14 to the backing plate 15 made of In/Sn alloy layer 16, the quartz plate 24 has a thin Cr layer 18 and a Cu layer 19 formed in multiple layers on the back surface. are different. That is, the Cr thin layer 18 and the C
In the multilayer structure including the u layer 1.9, the minimum necessary layer thickness is ensured using inexpensive Cu, so the cost can be lower than in the case of a single Cr layer. In addition, the Cr layer 18 firmly adheres to the quartz plate 14, while the Cu layer 19 has good wettability with the In/Sn alloy and is a high melting point 77 material with low alloying properties, so there is no elution during adhesion. Air gaps can be prevented. Therefore, in this example as well, the occurrence of cranks on the quartz plate 14 can be prevented, making it possible to form a high-quality film.

なお、多層に構成する場合には、第4図のようにAQ層
20とCr層21とを石英板14に一体形成してもよく
、表面をCr層で構成していることがらAQの溶出を防
止できる一方、AQ層20の厚さの分だけCr層21を
薄くして低コスト化に有効となる。
In addition, in the case of a multi-layer structure, the AQ layer 20 and the Cr layer 21 may be integrally formed on the quartz plate 14 as shown in FIG. On the other hand, the Cr layer 21 can be made thinner by the thickness of the AQ layer 20, which is effective in reducing costs.

〔効果〕〔effect〕

(1)石英板の裏面にIn/Sn合金等の固着材と濡れ
性がよく合金性の低い高融点材からなる金属層を一体に
形成しているので、バッキングプレートへの石英板の固
着時に金属層が固着材側に溶出することはなく1石英板
裏側の空隙の発生を防止できる。
(1) A metal layer consisting of a bonding material such as an In/Sn alloy and a high melting point material with good wettability and low alloying properties is integrally formed on the back surface of the quartz plate, so when the quartz plate is fixed to the backing plate. The metal layer is not eluted to the adhesive material side, and the generation of voids on the back side of the quartz plate can be prevented.

(2)石英板裏側に空隙が生じることがないので、熱応
力の集中もなくクラックの発生を防止して欠は異物の発
生や成膜への汚染を防止し、良質の膜形成を可能にする
一方でターゲットの長寿命化を達成できる。
(2) Since no voids are formed on the back side of the quartz plate, there is no concentration of thermal stress and cracks are prevented, which in turn prevents the generation of foreign matter and contamination of the film, making it possible to form a high-quality film. At the same time, the life of the target can be extended.

(3)石英板裏側の金属層をCrとその他の金属(7) との多層構造にしているので、必要な層厚を確保するた
めのCr層厚をその分低減でき、ターゲットの低コスト
化を達成できる。
(3) Since the metal layer on the back side of the quartz plate has a multilayer structure of Cr and other metals (7), the thickness of the Cr layer to ensure the required layer thickness can be reduced accordingly, reducing the cost of the target. can be achieved.

以上本発明者によってなされた発明を実施例にもとづき
具体的に説明したが、本発明は上記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更可
能であることはいうまでもない、たとえば、金属層の材
料は前述した条件を満たすものであればCr以外の金属
であってもよい、また、ターゲット材料は石英以外のも
のであってもよい。
Although the invention made by the present inventor has been specifically explained above based on Examples, it goes without saying that the present invention is not limited to the above Examples and can be modified in various ways without departing from the gist thereof. For example, the material of the metal layer may be a metal other than Cr as long as it satisfies the above-mentioned conditions, and the target material may be a material other than quartz.

〔利用分野〕[Application field]

以上の説明では主として本発明者によってなされた発明
をその背景となった利用分野である半導、7体装置の製
造用スパッタ装置に適用した場合について説明したが、
その限定にされるものではなく薄膜形成技術一般に適用
できる。
The above explanation has mainly been about the case where the invention made by the present inventor is applied to a sputtering apparatus for manufacturing semiconductors and 7-piece devices, which is the field of application that is the background of the invention.
The invention is not limited to this, and can be applied to thin film formation techniques in general.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のターゲットの断面図、 第2図は本発明の一実施例のスパッタ装置の断(8) 面図、 第3図は他の実施例のターゲットの断面図、第4図は変
形例の断面図である。 10・・・チャンバ、1】・・・ターゲット、12・・
・電極、13・・・ウェーハ、14・・・石英板、15
・・・バッキングプレート、16・・・I n / S
 n合金層、17・・・Cr層、18・・・Cr層、1
9・・・Cu層、20・・・AQ層、21−Cr M。 第 1 図 、f へ 第 2 図 第 3 図 /4 第 4 図 0
Fig. 1 is a sectional view of a conventional target, Fig. 2 is a sectional view (8) of a sputtering apparatus according to an embodiment of the present invention, Fig. 3 is a sectional view of a target of another embodiment, and Fig. 4 is a sectional view of a sputtering apparatus according to an embodiment of the present invention. It is a sectional view of a modification. 10...Chamber, 1]...Target, 12...
- Electrode, 13... Wafer, 14... Quartz plate, 15
...Backing plate, 16...In/S
n alloy layer, 17... Cr layer, 18... Cr layer, 1
9...Cu layer, 20...AQ layer, 21-CrM. Figure 1, f to Figure 2 Figure 3/4 Figure 4 0

Claims (1)

【特許請求の範囲】 1、スパッタ装置内に配置されるターゲットの裏面に金
属層を一体形成し、この金属層とバッキングプレートと
の間に固着材層を介在させてターゲットをバッキングプ
レートに固着したものにおいて、前記金属層は前記固着
材との濡れ性が高い一方で合金性の低い高融点の金属材
にて構成した゛ことを特徴とするスパッタ装置。 2、金属層はターゲット裏面に蒸着或いは他の方法によ
って形成されてなる特許請求の範囲第1項記載のスパッ
タ装置。 3、ターゲットを石英板にて構成し、その裏面にCr層
或いはCr層とCu g M o y A 0層等か゛
らなる多種金属層を形成し、In、Sn合金を固着材と
してCuのバッキングプレートに固着してなる特許請求
の範囲第1項又は第2項記載のスパッタ装置。
[Claims] 1. A metal layer is integrally formed on the back surface of a target placed in a sputtering device, and a bonding material layer is interposed between the metal layer and the backing plate to fix the target to the backing plate. In the sputtering apparatus, the metal layer is made of a high melting point metal material that has high wettability with the fixing material but has low alloying properties. 2. The sputtering apparatus according to claim 1, wherein the metal layer is formed on the back surface of the target by vapor deposition or other methods. 3. The target is made of a quartz plate, a Cr layer or a multi-metal layer consisting of a Cr layer and a Cu g Moy A 0 layer is formed on the back surface of the target, and a Cu backing plate is formed using an In and Sn alloy as a fixing material. A sputtering apparatus according to claim 1 or 2, wherein the sputtering apparatus is fixed to a sputtering apparatus.
JP16498683A 1983-09-09 1983-09-09 Sputtering device Pending JPS6057941A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16498683A JPS6057941A (en) 1983-09-09 1983-09-09 Sputtering device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16498683A JPS6057941A (en) 1983-09-09 1983-09-09 Sputtering device

Publications (1)

Publication Number Publication Date
JPS6057941A true JPS6057941A (en) 1985-04-03

Family

ID=15803657

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16498683A Pending JPS6057941A (en) 1983-09-09 1983-09-09 Sputtering device

Country Status (1)

Country Link
JP (1) JPS6057941A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5338425A (en) * 1991-06-28 1994-08-16 Mitsubishi Materials Corporation Target units

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5338425A (en) * 1991-06-28 1994-08-16 Mitsubishi Materials Corporation Target units

Similar Documents

Publication Publication Date Title
KR100515906B1 (en) Sputtering target producing few particles
US5593082A (en) Methods of bonding targets to backing plate members using solder pastes and target/backing plate assemblies bonded thereby
US5427666A (en) Method for in-situ cleaning a Ti target in a Ti + TiN coating process
CN1299345C (en) Electrostatic clampless holder module and cooling system
WO2014107558A1 (en) Silicon sputtering target with enhanced surface profile and improved performance and methods of making the same
JP3787366B2 (en) Semiconductor with metallized back surface and manufacturing method thereof
EP0401035B1 (en) Film forming apparatus and film forming method
JPH09272965A (en) Parts for vacuum film forming device, vacuum film forming device using the same, target and backing plate
JPH10229058A (en) Deposition chamber device with coating
WO1992017622A1 (en) Thermally compatible sputter target and backing plate assembly
JPS6057941A (en) Sputtering device
JP6048667B2 (en) Sputtering equipment
JP4820508B2 (en) Sputtering target and manufacturing method thereof, sputtering apparatus, thin film manufacturing method, electronic component manufacturing method
JP4769181B2 (en) Target and backing plate
JP2002004038A (en) Sputtering target with less particle generation
JP2001316798A (en) Target device and sputtering system using it
JP3211425B2 (en) Method of manufacturing solder material and solder material
JP2001164361A (en) Sputtering target cooling structure
JP2000067432A (en) Sputtering apparatus
JP2001316810A (en) Sputtering target and sputtering equipment using the same
KR960014958B1 (en) Shield manufacturing method for semiconductor sputtering apparatus
JPH07122581A (en) Method and device for solder bonding
JP4672121B2 (en) Sputtering target, sputtering apparatus using the same, and thin film manufacturing method
JP5254277B2 (en) Manufacturing method of parts for vacuum film forming apparatus
KR20230072292A (en) Sputtering target assembly