JPS6055115U - AGC circuit - Google Patents
AGC circuitInfo
- Publication number
- JPS6055115U JPS6055115U JP14505083U JP14505083U JPS6055115U JP S6055115 U JPS6055115 U JP S6055115U JP 14505083 U JP14505083 U JP 14505083U JP 14505083 U JP14505083 U JP 14505083U JP S6055115 U JPS6055115 U JP S6055115U
- Authority
- JP
- Japan
- Prior art keywords
- agc circuit
- gate
- input
- signal
- fet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Circuits Of Receivers In General (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
図はこの考案の一実施例を示す回路図である。
1:アンテナ、2ニスイツチング回路、3:DCCバフ
フッ路、4:フロントエンドIC,5:利得制御用FE
T、6:ピンダイオード、7:トランジスタ。The figure is a circuit diagram showing an embodiment of this invention. 1: Antenna, 2 Niswitching circuit, 3: DCC buffing circuit, 4: Front end IC, 5: Gain control FE
T, 6: Pin diode, 7: Transistor.
Claims (1)
て信号を得る一方、この信号に応じた制御信号を前記F
ETの第2ゲートに入力するAGC回路において、アン
テナと前記第1ゲートとの間にビンタイオードを設け、
このピンダイオードを前記制御信号で制御するようにし
たことを特徴とするAGC回路。The antenna output is input to the first gate of the gain control FET to obtain a signal, while a control signal corresponding to this signal is input to the FET.
In the AGC circuit input to the second gate of the ET, a bin diode is provided between the antenna and the first gate,
An AGC circuit characterized in that the pin diode is controlled by the control signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14505083U JPS6055115U (en) | 1983-09-21 | 1983-09-21 | AGC circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14505083U JPS6055115U (en) | 1983-09-21 | 1983-09-21 | AGC circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6055115U true JPS6055115U (en) | 1985-04-18 |
Family
ID=30323296
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14505083U Pending JPS6055115U (en) | 1983-09-21 | 1983-09-21 | AGC circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6055115U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS562416U (en) * | 1979-06-20 | 1981-01-10 |
-
1983
- 1983-09-21 JP JP14505083U patent/JPS6055115U/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS562416U (en) * | 1979-06-20 | 1981-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6055115U (en) | AGC circuit | |
JPS58194520U (en) | Gain control circuit | |
JPS6124979U (en) | electronic circuit equipment | |
JPS60158350U (en) | UHF/VHF combination tuner RF circuit | |
JPS6039102U (en) | radio control device | |
JPS60177508U (en) | FM receiver AGC circuit | |
JPS6140045U (en) | radio receiver | |
JPS60195825U (en) | Conveyance device program controlled by sequencer | |
JPS58141642U (en) | AM radio receiver | |
JPS59177240U (en) | Output circuit | |
JPS586494U (en) | output synthesizer | |
JPS60193599U (en) | Noise removal device in echo circuit | |
JPS59134972U (en) | signal transmission circuit | |
JPS5992868U (en) | digital integrated circuit | |
JPS5835197U (en) | tape recorder with radio | |
JPS59168898U (en) | tape recorder with radio | |
JPS6118647U (en) | Transmission output switching circuit | |
JPS58118515U (en) | amplifier unit | |
JPS6059630U (en) | logic circuit | |
JPS593640U (en) | Muting control circuit | |
JPS5929817U (en) | AGC circuit | |
JPS5927616U (en) | automatic level control circuit | |
JPS58131443U (en) | tape recorder | |
JPS59169114U (en) | amplifier circuit | |
JPS6050544U (en) | Muting circuit |