JPS60260191A - 厚膜回路の焼成方法およびその装置 - Google Patents

厚膜回路の焼成方法およびその装置

Info

Publication number
JPS60260191A
JPS60260191A JP59116980A JP11698084A JPS60260191A JP S60260191 A JPS60260191 A JP S60260191A JP 59116980 A JP59116980 A JP 59116980A JP 11698084 A JP11698084 A JP 11698084A JP S60260191 A JPS60260191 A JP S60260191A
Authority
JP
Japan
Prior art keywords
mesh belt
belt conveyor
thick film
film circuit
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59116980A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0310238B2 (enrdf_load_stackoverflow
Inventor
幸男 前田
修一 村上
鈴木　孝三
進 斉藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59116980A priority Critical patent/JPS60260191A/ja
Publication of JPS60260191A publication Critical patent/JPS60260191A/ja
Publication of JPH0310238B2 publication Critical patent/JPH0310238B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
JP59116980A 1984-06-07 1984-06-07 厚膜回路の焼成方法およびその装置 Granted JPS60260191A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59116980A JPS60260191A (ja) 1984-06-07 1984-06-07 厚膜回路の焼成方法およびその装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59116980A JPS60260191A (ja) 1984-06-07 1984-06-07 厚膜回路の焼成方法およびその装置

Publications (2)

Publication Number Publication Date
JPS60260191A true JPS60260191A (ja) 1985-12-23
JPH0310238B2 JPH0310238B2 (enrdf_load_stackoverflow) 1991-02-13

Family

ID=14700509

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59116980A Granted JPS60260191A (ja) 1984-06-07 1984-06-07 厚膜回路の焼成方法およびその装置

Country Status (1)

Country Link
JP (1) JPS60260191A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3146436A1 (fr) 2023-03-07 2024-09-13 Psa Automobiles Sa Système de freinage d’un vehicule comportant un moteur electrique

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5760180A (en) * 1980-09-30 1982-04-10 Kyoto Ceramic Ceramic baking jig
JPS5816591A (ja) * 1981-03-23 1983-01-31 レイデイアント・テクノロジ−・コ−ポレイシヨン 厚膜電子回路等の焼成法及びこれに使用する赤外線炉

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5760180A (en) * 1980-09-30 1982-04-10 Kyoto Ceramic Ceramic baking jig
JPS5816591A (ja) * 1981-03-23 1983-01-31 レイデイアント・テクノロジ−・コ−ポレイシヨン 厚膜電子回路等の焼成法及びこれに使用する赤外線炉

Also Published As

Publication number Publication date
JPH0310238B2 (enrdf_load_stackoverflow) 1991-02-13

Similar Documents

Publication Publication Date Title
DE3373256D1 (en) Process for manufacturing printed circuits with metallic conductor patterns embedded in the isolating substrate
DE3278193D1 (en) Method for fabricating multilayer laminated printed circuit boards
FI953085A7 (fi) Menetelmä monikerroksisen painetun kela-alustan, painettujen kela-alustojen ja painettujen kelakomponenttien valmistamiseksi
DE69404789D1 (de) Zinn-wismut-lötverbindung mit verbesserten hochtemperatureigenschaften und verfahren zu deren bildung.
FR2567684B1 (fr) Module ayant un substrat ceramique multicouche et un circuit multicouche sur ce substrat et procede pour sa fabrication
EP0074605A3 (en) Method for manufacturing multilayer circuit substrate
DE69128208D1 (de) Gedruckte Leiterplatten und Karten mit eingefügten Dünnfilmkondensatoren und Herstellungsverfahren für diese Leiterplatten und Karten
FR2340666A1 (fr) Ruban multicouche souple de circuit imprime et son procede de realisation
EP0131242A3 (en) Multi-layer ceramic substrate and method for the production thereof
DE3466320D1 (en) Process for fabricating complementary and nonvolatile type devices on a common substrate
DE69120729D1 (de) Herstellungsverfahren für ein Dünnschichtmuster mit trapezförmigem Querschnitt
KR950024379A (ko) 평형 가요성 회로의 제조 방법
IT8520284A0 (it) Processo per la fabbricazione dipiastre a circuiti stampati, e prodotti relativi.
DE69514067D1 (de) Verbinder für ein Substrat mit einer elektronischen Schaltung
JPS60260191A (ja) 厚膜回路の焼成方法およびその装置
DK502783D0 (da) Fremgangsmade og apparat til fremstilling af flerlags kredsloebsplader
FI973786A7 (fi) Dielektrinen materiaali, jolla on alhainen lämpötilakerroin ja korkea kuormittamaton laatu, menetelmä tämän valmistamiseksi sekä yksikerros-/kaksikerrospiirilevy johon se sisältyy
DE69509032D1 (de) Verbinder für ein Substrat mit einer elektronischen Schaltung
JPH0749151B2 (ja) ハンダ付けリフロー炉
CN1003155B (zh) 装配有电子元件的带形结构
EP0455229A3 (en) Ceramic substrate used for fabricating electric or electronic circuit
ES538039A0 (es) Procedimiento de fabricacion de un panel de circuito integrado de una sola cara.
HUT39311A (en) Method for laying out multilayer printed circuit structure, multilayer structure laid out thereby and the use thereof for making multilayer printed circuits
FR2602629B1 (fr) Circuit imprime souple a composants en surface, et procede pour le fabriquer
DE3485758D1 (de) Verfahren zur bildung einer schicht aus dielektrischem material aus polyimid auf einer elektronischen komponente und nach diesem verfahren hergestellte komponente.

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees