JPS602060A - Manufacture of laminated flat coil - Google Patents
Manufacture of laminated flat coilInfo
- Publication number
- JPS602060A JPS602060A JP10718383A JP10718383A JPS602060A JP S602060 A JPS602060 A JP S602060A JP 10718383 A JP10718383 A JP 10718383A JP 10718383 A JP10718383 A JP 10718383A JP S602060 A JPS602060 A JP S602060A
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- resist
- electrode metal
- electrode
- insulating substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02K—DYNAMO-ELECTRIC MACHINES
- H02K3/00—Details of windings
- H02K3/04—Windings characterised by the conductor shape, form or construction, e.g. with bar conductors
- H02K3/26—Windings characterised by the conductor shape, form or construction, e.g. with bar conductors consisting of printed conductors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manufacturing Cores, Coils, And Magnets (AREA)
- Manufacture Of Motors, Generators (AREA)
Abstract
Description
【発明の詳細な説明】
この発明は平面コイル、例えばデジタル・オーディオ・
ディスクの2軸アクチエーター用ムービングコイルや人
工衛星用平面モーターコイル基板などに用いられるもの
の製造に関するものである。[Detailed Description of the Invention] This invention relates to a planar coil, for example, a digital audio
It relates to the manufacture of moving coils for two-axis disk actuators, planar motor coil substrates for artificial satellites, etc.
従来の平面コイルは、第1図に示すように、ボビンを介
して電導線(1)を筒状に巻きつけたものを偏平にした
ものか、または第2図に示すように電気回路用銅箔張り
プリント基板を用いて9表面の銅箔で導体パターンを形
成したものがあった。図において、(2)は銅箔、(3
)はエポキシ層であり、エポキシ層(3)の表面に銅箔
(2)が接着されている。このような平面コイルは、コ
イル厚みを薄クシ、さらに導体パターンの微細化が要求
されるのであるが、第1図に示した平面コイルでは平面
化に限度がある。また第2図で示した平面コイルでは、
導体パターンが微細化されるとエポキシ層(3)と銅箔
(2)との接着力は比例して低下し、銅箔(2)のはが
れが生じる。一般には80ミクロン以下のパターン巾で
は実用に供しない。また、銅箔(2)を厚くするとサイ
ドエツジの発生でパターンの微細化に問題が生じ、一方
銅箔(2)を薄くすると電気抵抗値が高くなり、平面コ
イルとしての耐熱性とともに性能面でも劣るという欠点
があった。Conventional planar coils are made by winding a conductive wire (1) into a cylindrical shape through a bobbin and then flattening it, as shown in Figure 1, or by using copper for electric circuits as shown in Figure 2. There was one in which a conductor pattern was formed using copper foil on nine surfaces using a foil-covered printed circuit board. In the figure, (2) is copper foil, (3
) is an epoxy layer, and a copper foil (2) is bonded to the surface of the epoxy layer (3). Such a planar coil is required to have a thin coil thickness and a finer conductor pattern, but the planar coil shown in FIG. 1 has a limit to its planarization. In addition, in the planar coil shown in Fig. 2,
As the conductor pattern becomes finer, the adhesive force between the epoxy layer (3) and the copper foil (2) decreases in proportion, causing the copper foil (2) to peel off. Generally, a pattern width of 80 microns or less is not practical. In addition, if the copper foil (2) is made thicker, side edges will occur, causing problems in pattern miniaturization.On the other hand, if the copper foil (2) is made thinner, the electrical resistance will increase, resulting in inferior heat resistance and performance as a planar coil. There was a drawback.
この発明は、上記のような従来のものの欠点を除去する
ためになされたもので、絶縁基板上に電極金属層を積層
する工程、この電極金属層上にレジストでマスクパター
ンを形成する工程、上記電極金属層を電極としてメッキ
法により上記マスクパターンの皮覆されていない電極金
属層上に電導性金属層よりなる導体パターレを形成する
工程。This invention was made in order to eliminate the drawbacks of the conventional ones as described above, and includes a step of laminating an electrode metal layer on an insulating substrate, a step of forming a mask pattern with a resist on this electrode metal layer, and a step of forming a mask pattern with a resist on the electrode metal layer. A step of forming a conductor pattern made of a conductive metal layer on the uncovered electrode metal layer of the mask pattern by a plating method using the electrode metal layer as an electrode.
及びレジストとこのレジストが接触した部分の電極金属
層を除去する工程を施すことにより、微細かつ精密なパ
ターンを有し、導体の厚さも任意に選択できる積層型平
面コイルの製造方法を提供しようとするものである。The present invention aims to provide a method for manufacturing a laminated planar coil that has a fine and precise pattern and allows the thickness of the conductor to be arbitrarily selected by performing a step of removing the resist and the electrode metal layer at the portion where the resist contacts. It is something to do.
などの表面上に絶縁基板αBとの密着性を向上させるた
めに、第1の電極金属層θ29例えばOrを蒸着法など
により積層する。次に9.この第1の電極金属層α2の
上に、導電性を向上させるための第2の電極金属層03
1例えばOuを蒸着法などにより積層する。この後、第
2の電極金属層aJ上に例えば写真製版法や印刷法はよ
りレジストα4で任意の導体パターンのマスクパターン
を形成する。次に第4図に示すようにレジスト(L4の
マスクパターンの皮覆されていない第2の電極金属層θ
3上に、第1゜第2の電極金属層α2.αりを電極とし
てメッキ法により電導性金属層9例えば導体層Q9を積
層する。In order to improve the adhesion with the insulating substrate αB, a first electrode metal layer θ29, for example, Or, is laminated on the surface of the substrate by a vapor deposition method or the like. Next 9. On this first electrode metal layer α2, a second electrode metal layer 03 is provided to improve conductivity.
1. For example, Ou is laminated by a vapor deposition method. Thereafter, a mask pattern of an arbitrary conductor pattern is formed on the second electrode metal layer aJ using a resist α4 using, for example, a photolithography method or a printing method. Next, as shown in FIG.
3, a 1st degree second electrode metal layer α2. A conductive metal layer 9, for example, a conductor layer Q9, is laminated by plating using the α edge as an electrode.
さらに、導体層(15の上層に導体層a9の表面酸化防
止のため、保護金属層αeを積層する。次にレジスト0
りのマスクパターンを溶解し、さらに、レジストが接触
した部分の第1.第2の電極金属層Q3 。Furthermore, a protective metal layer αe is laminated on the upper layer of the conductor layer (15) to prevent surface oxidation of the conductor layer a9.Next, resist 0
Dissolve the second mask pattern, and then dissolve the first mask pattern in the area where the resist came into contact. Second electrode metal layer Q3.
0国を例えば部分エツチングなどで除去して、隣接した
金属パターンを電気的に独立させ、第5図に微細なパタ
ーン巾の形成も可能になり、はがれなどもな(、かつ精
密な導体パターンを有する積層型平面コイルが得られる
。また導体層a9の厚さも。By removing the conductor pattern by, for example, partial etching, and making adjacent metal patterns electrically independent, it becomes possible to form fine pattern widths as shown in Figure 5, without peeling (and with precision conductor patterns). A laminated planar coil having the following characteristics is obtained.Also, the thickness of the conductor layer a9 is also determined.
レジスト04のマスクパターンの厚さを制御することに
よって任意に選択でき、電極金属層(16、Q3を電極
とするメッキ法によって均一な導体層α9が積層される
。さらに絶縁基板<111や導体層α暖についても、平
面コイルの目的や用途に応じて材質を選択することがで
きるようになる。また、加工工程は複雑であるが、同時
に多数個の積層型平面コイルを得ることができ、量産に
適している。It can be arbitrarily selected by controlling the thickness of the mask pattern of resist 04, and a uniform conductor layer α9 is laminated by a plating method using the electrode metal layer (16, Q3 as an electrode). Regarding α heating, it will be possible to select the material depending on the purpose and use of the planar coil.In addition, although the processing process is complicated, it will be possible to obtain a large number of laminated planar coils at the same time, allowing mass production. suitable for
上記一実施例では、電極金属層として、第1゜第2の電
極金属層α乃、α騰を積層しているが、絶縁基板αDの
材質に応じて、単独の金属を電極金属層としてもよい。In the above embodiment, the first and second electrode metal layers α and α are laminated as the electrode metal layer, but depending on the material of the insulating substrate αD, a single metal may be used as the electrode metal layer. good.
また、保護金属層a0は電極金属層α3 、 (I3を
除去する際の部分エツチング時に導体層α90表面を保
護する効果もあるのであるが、他の方法によって電極金
属層(I3.α漕を除去したり、他また。他の実施例と
して、物理的又は化学的加工法により、最初に絶縁基板
Qυ上に貫通孔を設けた後、絶縁基板αυの両面に類似
又は独立した導体パターンを積層して9両面の導体パタ
ーンを接続させる方法により、さらに幅広く使用できる
積層型平面コイルが得られる。In addition, the protective metal layer a0 has the effect of protecting the surface of the conductor layer α90 during partial etching when removing the electrode metal layers α3, (I3), but it is also possible to remove the electrode metal layers (I3.α) using other methods. As another example, a through hole is first formed on the insulating substrate Qυ by a physical or chemical processing method, and then similar or independent conductor patterns are laminated on both sides of the insulating substrate αυ. By connecting the conductor patterns on nine sides, a laminated planar coil that can be used more widely can be obtained.
以上述べたように、この発明によれば絶縁基板上に電極
金属層を積層する工程、この電極金属層上にレジストで
マスクパターンを形成する工程。As described above, according to the present invention, there are a step of laminating an electrode metal layer on an insulating substrate, and a step of forming a mask pattern with a resist on the electrode metal layer.
上記電極金属層を電極としてメッキ法により上記マスク
パターンの皮覆されていない電極金属層上に電導性金属
層よりなる導体パターンを形成する工程、及びレジスト
とこのレジストが接触した部分の電極金属層を除去する
工程を施すことKより。forming a conductor pattern made of a conductive metal layer on the uncovered electrode metal layer of the mask pattern by a plating method using the electrode metal layer as an electrode, and the electrode metal layer in a portion where the resist contacts with the resist; From K.
徴絹3・つ精密な導体パターンを基板上に密着性よく形
成することができ、耐−熱性や電気抵抗値にすぐれた積
層型平面コイルの製造方法を提供できる効果がある。It is possible to form a highly precise conductor pattern on a substrate with good adhesion, and it has the effect of providing a method for manufacturing a laminated planar coil with excellent heat resistance and electrical resistance.
イルを示す斜視図、第2図は従来のプリント基板で作ら
れた平面コイルを示す断面図、第3図〜第5図はこの発
明の一実施例の製造工程を示す断面図で、第3図は電極
金属層上にレジストのマスクパターンを積層した断面図
、第4図は電導性金属層及び保護金属層を積層した断面
図、第5図は製造された積層型平面コイルを示す断面図
である。FIG. 2 is a cross-sectional view showing a planar coil made from a conventional printed circuit board, and FIGS. 3 to 5 are cross-sectional views showing the manufacturing process of an embodiment of the present invention. The figure shows a cross-sectional view of a resist mask pattern laminated on an electrode metal layer, Figure 4 is a cross-sectional view of a conductive metal layer and a protective metal layer laminated, and Figure 5 is a cross-sectional view of a manufactured laminated planar coil. It is.
図において、aυ・・・絶縁基板、 C2、C1S・・
・電極金属層、 (14)・・・レジストのマスクパタ
ーン、C9・・・電導性金属層、 tte・・・保護金
属層である。In the figure, aυ...insulating substrate, C2, C1S...
- Electrode metal layer, (14)... Resist mask pattern, C9... Conductive metal layer, tte... Protective metal layer.
なお9図中、同一符号は同−又は相当部分を示す。In addition, in FIG. 9, the same reference numerals indicate the same or corresponding parts.
代理人大岩増雄 第 1 図 路2図Agent Masuo Oiwa Figure 1 Route 2 map
Claims (3)
る工程、上記電極金属層を電極としてメッキ法により上
記マスクパターンの皮層されていない電極金属層上に電
導性金属層よりなる導体パターンを形成する工程、及び
レジストとこのレジストが接触した部分の電極金属層を
除去する工程を施す積層型平面コイルの製造方法っ(1) Step of laminating an electrode metal layer on an insulating substrate. A step of forming a mask pattern with a resist on this electrode metal layer, and a step of forming a conductor pattern made of a conductive metal layer on the uncoated electrode metal layer of the mask pattern by a plating method using the electrode metal layer as an electrode. , and a method for manufacturing a laminated planar coil, which includes a step of removing the resist and the electrode metal layer at the portion where the resist contacts.
程ののち、上記電導性金属層上に保護金属層を積層する
工程を施し、さらにレジストとこのレジストが接触した
部分の電極金属層を除去する工程を施す特許請求の範囲
第1項記載の積層型平面コイルの製造方法。(2) After the step of forming a conductor pattern made of a conductive metal layer, a step of laminating a protective metal layer on the conductive metal layer is performed, and then the resist and the electrode metal layer are removed at the portions where this resist is in contact. A method for manufacturing a laminated planar coil according to claim 1, which comprises the step of:
面に電極金属層を積層する工程を施す特許請求の範囲第
1項または第2項記載の積層型平面コイ、ルの製造方法
。(3) A method for manufacturing a laminated planar coil according to claim 1 or 2, which comprises providing a through hole in an insulating substrate and then laminating electrode metal layers on both sides of the insulating substrate. .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10718383A JPS602060A (en) | 1983-06-15 | 1983-06-15 | Manufacture of laminated flat coil |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10718383A JPS602060A (en) | 1983-06-15 | 1983-06-15 | Manufacture of laminated flat coil |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS602060A true JPS602060A (en) | 1985-01-08 |
Family
ID=14452567
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10718383A Pending JPS602060A (en) | 1983-06-15 | 1983-06-15 | Manufacture of laminated flat coil |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS602060A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103695972A (en) * | 2012-09-27 | 2014-04-02 | Tdk株式会社 | Method for anisotropic plating and thin-film coil |
-
1983
- 1983-06-15 JP JP10718383A patent/JPS602060A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103695972A (en) * | 2012-09-27 | 2014-04-02 | Tdk株式会社 | Method for anisotropic plating and thin-film coil |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100690106B1 (en) | A coil substrate and a manufacturing method therefor | |
EP0450381B1 (en) | Multilayer interconnection structure | |
JPH06112630A (en) | Method of forming circuit wiring pattern | |
JPS5986289A (en) | Molded circuit board and method of producing same | |
JPH03136243A (en) | Formation of integrated circuit structure | |
US4942373A (en) | Thin film delay lines having a serpentine delay path | |
GB1265375A (en) | ||
CN1976556B (en) | Wired circuit board | |
US3890177A (en) | Technique for the fabrication of air-isolated crossovers | |
JP3720846B2 (en) | Method for manufacturing a plurality of electronic multilayer components | |
US3850711A (en) | Method of forming printed circuit | |
JPS602060A (en) | Manufacture of laminated flat coil | |
JPH05267025A (en) | Manufacture of chip part and manufacture of electronic part | |
JP2001251040A (en) | Circuit board for high frequency and its manufacturing method | |
US3787961A (en) | Chip-shaped, non-polarized solid state electrolytic capacitor and method of making same | |
JP2001196746A (en) | Printed wiring substrate and method for manufacturing printed wiring substrate | |
JP3568249B2 (en) | Semiconductor device and method for manufacturing chip carrier used therein | |
JPH0245996A (en) | Manufacture of hybrid integrated circuit | |
JPH1041611A (en) | Manufacture of printed wiring board and printed wiring board | |
JPS6056237B2 (en) | Base layer structure of plating film | |
JPS6141303B2 (en) | ||
JPH09270355A (en) | Electronic part and manufacture thereof | |
JPH01257397A (en) | Metal printed board | |
JP2654655B2 (en) | Manufacturing method of resistor | |
JPH03154214A (en) | Formation of photoresist pattern |