JPS6019326A - Timing extracting system - Google Patents

Timing extracting system

Info

Publication number
JPS6019326A
JPS6019326A JP58127328A JP12732883A JPS6019326A JP S6019326 A JPS6019326 A JP S6019326A JP 58127328 A JP58127328 A JP 58127328A JP 12732883 A JP12732883 A JP 12732883A JP S6019326 A JPS6019326 A JP S6019326A
Authority
JP
Japan
Prior art keywords
signal
component
resistance region
output
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58127328A
Other languages
Japanese (ja)
Inventor
Yuji Miyaki
裕司 宮木
Teruhiko Suzuki
輝彦 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58127328A priority Critical patent/JPS6019326A/en
Publication of JPS6019326A publication Critical patent/JPS6019326A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit

Abstract

PURPOSE:To reduce the gain of an amplifier and to decrease the circuit scale by using an element having a positive resistance region and a negative resistance region, generating a signal close to an impulse signal at the leading/trailing of a main signal and extracting a timing component from the signal through the generation. CONSTITUTION:An Ezaki diode 4 has a negative resistance region in succession to the positive resistance region as shown in Fig. In inputting a signal of 0, 0 CMI code rule as shown in Fig. B, a current output having a waveform close to that of an impulse signal at the leading/trailing of the signal by the CMI code rule is obtained as the output as shown in Fig. C. The same shape of voltage waveform is obtained from this output by an operational amplifier 5. Since this voltage waveform includes the frequency component of 0-infinity , a 2fo component (where; fo is a repetitive frequency of the main signal) is extracted by using a BPF6 passing through the frequency of 2fo. In this case, since the output pulse is generated twice as much as that using a conventional differential circuit, the extracted 2fo component is increased.

Description

【発明の詳細な説明】 (a)発明の技術分野 本発明はリクイミンクを行うディジタル中継器の2倍の
周波数2fo成分を抽出するような場合、:’#巾器の
利得を小さく出来回路規模を小さく出来るタイミング抽
出方式に関する。
DETAILED DESCRIPTION OF THE INVENTION (a) Technical field of the invention The present invention is applicable to a digital repeater that performs requiming, when extracting a frequency 2fo component that is twice as high as that of a digital repeater. This article relates to a timing extraction method that can be made smaller.

(b) 従来技術と問題点 リタイミングを行うディジクル中継器において主信号が
1B2B符号則I CM I (Code marki
nversion)+ DM I (differen
tia7 markinvertion)等)の信号で
主信号の繰返し周波数fOの2倍の2fo成分を抽出す
る方法として、従来、スライス増巾器を用いて抽出する
方法及び差分回路を用いる方法があるが、前者はスライ
スされた波形は主信号のパルス波形であり、後者はイン
パルスOこ近い信号が出力されるがこの信号は主信号の
立上り又は立下りかの一方の点で出力される為、タンク
回路等を用い2fo成分を抽出するレベルが低い。特1
こオールJのように見がけ上の繰返し周波数がf o 
/ 2の場合は更に抽出するレベルが低い。この為この
抽出しfc2foの信号を増巾する増巾器の利得は非常
船こ大きくセねばならず回路規模が大きくなる欠点があ
る。
(b) Conventional technology and problems In a digital repeater that performs retiming, the main signal is based on the 1B2B code rule I CM I (Code marki).
version) + DM I (different
Conventionally, there are two methods for extracting the 2FO component, which is twice the repetition frequency fO of the main signal, from a signal such as tia7 markinversion), and a method using a slice amplifier and a method using a difference circuit. The sliced waveform is the pulse waveform of the main signal, and the latter outputs a signal close to the impulse O, but since this signal is output at either the rising or falling point of the main signal, it is difficult to use tank circuits, etc. The level at which the 2fo component is extracted is low. Special 1
As in Kool J, the apparent repetition frequency is f o
/ In the case of 2, the extraction level is even lower. Therefore, the gain of the amplifier for amplifying the extracted fc2fo signal must be set to a large value, which has the disadvantage of increasing the circuit scale.

tc) 発明の目的 本発明の目的は上記の欠点に艦与、特に主イ8号がl 
B2Bの符号則の信号で、主イを号の繰返し周波数fo
の2倍の周波数2io成分を抽出するような場合、この
2fo成分を増巾する増巾器のオリ得を小さく出来回路
規模を小さく出来るタイミング抽出方式の提供にある。
tc) Purpose of the Invention The purpose of the present invention is to solve the above-mentioned drawbacks, especially to
In the B2B sign rule signal, the repetition frequency fo of the main A sign is
In the case of extracting a 2io component with a frequency twice that of the 2io component, the present invention aims to provide a timing extraction method that can reduce the original gain of an amplifier that amplifies the 2fo component and can reduce the circuit scale.

(d) 発明の構成 本発明は上記の目的を達成するために、正抵抗領域及び
負性抵抗領域を有する素子を用い、主信号の立上り立下
り点【こてインパルスに近い信号を発生させ、このイン
パルスに近い信号よりタイミング成分を抽出するように
したことを特徴とする。
(d) Structure of the Invention In order to achieve the above object, the present invention uses an element having a positive resistance region and a negative resistance region to generate a signal close to the rising and falling points of the main signal [the iron impulse]. The present invention is characterized in that a timing component is extracted from a signal close to this impulse.

(e) 発明の実施例 以下本発明の一実施例につき図に従って説明する。(e) Examples of the invention An embodiment of the present invention will be described below with reference to the drawings.

第1図は本発明の実施例のりタイミングを行うディジク
ル中継器のブロック図、第2図はCM I符号則で表わ
した信号波形図、第3図は第1図のエザキダイオードf
こCMI符号則の信号を入力した場合の出力電流波形を
示す特性図で(A)はエザキダイオードの電圧・電流特
性を示しくB)はCMI符号則の信号、(c)は出力電
流波形を示す。
Fig. 1 is a block diagram of a digital repeater that performs signal timing according to an embodiment of the present invention, Fig. 2 is a signal waveform diagram expressed using the CMI code rule, and Fig. 3 is a diagram of the Ezaki diode f of Fig. 1.
This characteristic diagram shows the output current waveform when a signal with the CMI sign rule is input. (A) shows the voltage/current characteristics of the Ezaki diode, B) shows the signal with the CMI sign rule, and (c) shows the output current waveform. show.

図中1は等化増巾器、2は識別再生器、3はタイミング
回路、4はエザキダイオード、5はオペアンプ、6は2
foを通過さす帯域通過ろ波器(以下BPFと称す)を
示す。
In the figure, 1 is an equalization amplifier, 2 is an identification regenerator, 3 is a timing circuit, 4 is an Ezaki diode, 5 is an operational amplifier, and 6 is a 2
A bandpass filter (hereinafter referred to as BPF) that passes fo.

リタイミングを行うディジクル中継器の構成は一般的に
第1図をこ示す如く、等化増巾器1及び識別再生器2及
びタイミング回路3より構成されている。
The configuration of a digital repeater that performs retiming generally includes an equalization amplifier 1, an identification regenerator 2, and a timing circuit 3, as shown in FIG.

本発明で対称とするのは、このタイミング回路3で、特
に主信号の繰返し周波数foの2倍の周波数2foを抽
出するような場合である。ここでは主信号が、第2図に
示す如きCMI符号則Qこ従□っている場合の例につき
説明する。
The present invention deals with the case where the timing circuit 3 extracts a frequency 2fo that is twice the repetition frequency fo of the main signal. Here, an example in which the main signal follows the CMI code rule Q as shown in FIG. 2 will be explained.

第1図のエザキダイオード4の電圧・電流特性は、第3
図(A)に示す如く正抵抗領域に続き負性抵抗領域を持
っている。このエザキダイオード4の入力に第3図(B
) Ic示す如き0,0のCMI符号則の信号を入力す
ると、出力【こ(は第3図(Chiこ示す如き、CMI
符号則の信号の立上り立下りてインパルスに近い波形の
電流出力が得られる。この出力をオペアンプ5て電流・
電圧変換を行なえばやはり第3図(cl)こ示す如きイ
ンパルス【こ近い電圧波形が得られる。この電圧波形は
インパルスに近いのて0〜ooの周波数成分を含んでい
るので、2f。
The voltage/current characteristics of the Ezaki diode 4 in Fig. 1 are as follows.
As shown in Figure (A), there is a negative resistance area following the positive resistance area. The input of this Ezaki diode 4 is shown in Figure 3 (B
) When a signal with a CMI sign rule of 0,0 as shown in Ic is input, the output [This (is a CMI as shown in Figure 3)
A current output with a waveform close to an impulse can be obtained by the rise and fall of the signal according to the sign rule. This output is connected to the operational amplifier 5 to
If voltage conversion is performed, a voltage waveform similar to the impulse as shown in FIG. 3 (cl) can be obtained. This voltage waveform is close to an impulse and contains frequency components from 0 to oo, so it is 2f.

の周波数を通すBPF6を用いれば容易に2f。If you use BPF6 which passes the frequency of 2f, it is easy.

成分を抽出することが出来る。尚このインパルスに近い
波形の電圧は主信号の立上り立下りで発生するので、従
来の主信号の立上り又は立下りでインパルスに近い波形
の電圧を発生する差分回路を用いるものより出力パルス
は2倍発生するので抽出する2fo成分は大きくなる。
components can be extracted. Note that this voltage with a waveform close to an impulse is generated at the rise or fall of the main signal, so the output pulse is twice that of a conventional differential circuit that generates a voltage with a waveform close to an impulse at the rise or fall of the main signal. Therefore, the 2fo component to be extracted becomes large.

第3図の0が続(CMI符号の場合は1 / 2 f 
o の周期で、出力パルスを出力するので特)C2f 
O成分を多く含んでいるが、2fo成分の一番受い1連
続の場合でも第3図(c)のt2.t4の時間の出力パ
ルスがなくなるだけて抽出レベルは6 db降下するだ
けである。従ってこの出力パルスを増巾する増巾器悌3
図ではオペアンプ5)の増巾器は従来の方法よ成分を均
一【こ含んでいるので、主信号よりかなり広範囲の周波
数のタイミング抽出が可能で、本発明のタイミング抽出
方式は、多くの符号則のタイミング抽出回路として用い
ることも出来る。
0 in Figure 3 continues (1/2 f in the case of CMI code)
Since output pulses are output with a period of o, C2f
Although it contains a large amount of O component, even in the case of the most continuous 2fo component, t2. in FIG. 3(c). The extraction level only drops by 6 db due to the absence of the output pulse at time t4. Therefore, the amplifier 3 which amplifies this output pulse
In the figure, the amplifier of the operational amplifier 5) contains components uniformly compared to the conventional method, so it is possible to extract the timing of a considerably wider range of frequencies than the main signal. It can also be used as a timing extraction circuit.

(fJ 発明の効果 以上詳細に説明せる如く本発明によれば、特に主信号が
IB2BB2側の信号て主信号の繰返し周波数fOの2
倍の周波数2fol戊分を抽出するような場合、この2
fo成分を増巾する増巾器の利得を小さく出来回路規模
を小さく出来る効果がある。
(fJ Effects of the Invention As explained in detail above, according to the present invention, the main signal is a signal on the IB2BB2 side, which is 2 times the repetition frequency fO of the main signal.
When extracting the frequency 2fol component, this 2
This has the effect of reducing the gain of the amplifier that amplifies the fo component and reducing the circuit scale.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の実施例のりタイミングを行うディジク
ル中継器のブロック図!、第2図はCM I符号則で表
わした信号波形図、第3図は第1図のエザキダイオード
(・こCM I <e’ ”を則の信号を入力した場合
の出力電流波形を示す特性図である。 図中1は等化増巾器、2は識別再生器、3はタイミング
回路、4はエザギク°イオート、5はオペアンプ、6は
帯域通過P波器を示す。
FIG. 1 is a block diagram of a digital repeater that performs glue timing according to an embodiment of the present invention! , Fig. 2 is a signal waveform diagram expressed using the CMI sign rule, and Fig. 3 is a characteristic showing the output current waveform when inputting a signal with the rule of CM I <e''' of the Ezaki diode in Fig. 1. In the figure, 1 is an equalization amplifier, 2 is an identification regenerator, 3 is a timing circuit, 4 is an analogue amplifier, 5 is an operational amplifier, and 6 is a bandpass P-wave device.

Claims (1)

【特許請求の範囲】[Claims] リタイミングを行うディジタル中継器に2いて、正抵抗
領域及び負性抵抗領域を有する素子を用い、主信号の立
上り立下り点にてインパルスに近い信号を発生させ、こ
のインパルスレこ近い信号よりタイミング成分を抽出す
るようtこしたことを特徴とするタイミング抽出方式。
A digital repeater that performs retiming uses an element with a positive resistance region and a negative resistance region to generate a signal close to an impulse at the rising and falling points of the main signal. A timing extraction method characterized in that it extracts components.
JP58127328A 1983-07-13 1983-07-13 Timing extracting system Pending JPS6019326A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58127328A JPS6019326A (en) 1983-07-13 1983-07-13 Timing extracting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58127328A JPS6019326A (en) 1983-07-13 1983-07-13 Timing extracting system

Publications (1)

Publication Number Publication Date
JPS6019326A true JPS6019326A (en) 1985-01-31

Family

ID=14957207

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58127328A Pending JPS6019326A (en) 1983-07-13 1983-07-13 Timing extracting system

Country Status (1)

Country Link
JP (1) JPS6019326A (en)

Similar Documents

Publication Publication Date Title
US4724396A (en) Digital audio amplifier
JPH04268809A (en) Method and device for extracting pulse signal
JPS5475922A (en) Pulse noise limiter circuit
JPS6019326A (en) Timing extracting system
Mellor et al. Improved sampling process for a digital, pulse-width modulated, class D power amplifier
US3916223A (en) MOS squaring synchronizer-amplifier circuit
Akita et al. A current noise reduction technique in chopper instrumentation amplifier for high-impedance sensors
JPH05347613A (en) Timing component extracting circuit
JPS54109302A (en) Timing phase control system for high-speed discrimination of duo-binary waveform
JPH03201819A (en) Pulse waveform distortion reducing circuit
JPH0540586Y2 (en)
JPH07106927A (en) Duty factor correcting circuit
JPS558657A (en) Signal delay circuit
JPH0117160B2 (en)
JPH05335908A (en) Zero cross detector
JPS5568729A (en) Input circuit with input level decision
SU900421A1 (en) Pulse shaper
JPS54130110A (en) Magnetic recording circuit
JPS6019695B2 (en) pulse identification device
JPS5252613A (en) Sound signal regenerating device
JPS63187744A (en) Clock extracting circuit
JPH02166858A (en) Waveform shaping circuit
JPH06216946A (en) Nonlinear burst-mode-data receiver
JPS63149934A (en) Clock extracting circuit
JPS5784604A (en) Amplifying circuit