JPS60186979A - 相違度計算装置 - Google Patents

相違度計算装置

Info

Publication number
JPS60186979A
JPS60186979A JP58202291A JP20229183A JPS60186979A JP S60186979 A JPS60186979 A JP S60186979A JP 58202291 A JP58202291 A JP 58202291A JP 20229183 A JP20229183 A JP 20229183A JP S60186979 A JPS60186979 A JP S60186979A
Authority
JP
Japan
Prior art keywords
data
circuit
output
binary data
difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58202291A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0315209B2 (enrdf_load_stackoverflow
Inventor
Yukikazu Kaburayama
蕪山　幸和
Eiichiro Yamamoto
山本　栄一郎
Yoshihisa Fujii
敬久 藤井
▲はい▼　東善
Touzen Hai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58202291A priority Critical patent/JPS60186979A/ja
Publication of JPS60186979A publication Critical patent/JPS60186979A/ja
Publication of JPH0315209B2 publication Critical patent/JPH0315209B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
  • Character Discrimination (AREA)
JP58202291A 1983-10-28 1983-10-28 相違度計算装置 Granted JPS60186979A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58202291A JPS60186979A (ja) 1983-10-28 1983-10-28 相違度計算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58202291A JPS60186979A (ja) 1983-10-28 1983-10-28 相違度計算装置

Publications (2)

Publication Number Publication Date
JPS60186979A true JPS60186979A (ja) 1985-09-24
JPH0315209B2 JPH0315209B2 (enrdf_load_stackoverflow) 1991-02-28

Family

ID=16455105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58202291A Granted JPS60186979A (ja) 1983-10-28 1983-10-28 相違度計算装置

Country Status (1)

Country Link
JP (1) JPS60186979A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0199190A (ja) * 1987-10-13 1989-04-18 Fujitsu Ltd 距離演算回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55121483A (en) * 1979-03-07 1980-09-18 Ibm Absolute difference generation mechanism
JPS58132861A (ja) * 1982-02-03 1983-08-08 Toshiba Corp 演算回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55121483A (en) * 1979-03-07 1980-09-18 Ibm Absolute difference generation mechanism
JPS58132861A (ja) * 1982-02-03 1983-08-08 Toshiba Corp 演算回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0199190A (ja) * 1987-10-13 1989-04-18 Fujitsu Ltd 距離演算回路

Also Published As

Publication number Publication date
JPH0315209B2 (enrdf_load_stackoverflow) 1991-02-28

Similar Documents

Publication Publication Date Title
US5390136A (en) Artificial neuron and method of using same
Vun et al. A new RNS based DA approach for inner product computation
Alam et al. Exact stochastic computing multiplication in memristive memory
Gokhale et al. Design of Vedic-multiplier using area-efficient Carry Select Adder
Gokhale et al. Design of area and delay efficient Vedic multiplier using Carry Select Adder
Hyun et al. Constant-time synchronous binary counter with minimal clock period
Khan et al. Comparative analysis of different algorithm for design of high-speed multiplier accumulator unit (MAC)
Nair et al. tugemm: Area-power-efficient temporal unary gemm architecture for low-precision edge ai
US11475288B2 (en) Sorting networks using unary processing
JPS60186979A (ja) 相違度計算装置
Balsara et al. Understanding VLSI bit serial multipliers
Givaki et al. High-performance deterministic stochastic computing using residue number system
Kali et al. Low-complexity distributed arithmetic-based architecture for inner-product of variable vectors
Swathi et al. Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm
JPH10111791A (ja) 除算装置
Yang et al. Lane shared bit-pragmatic deep neural network computing architecture and circuit
Struharik et al. Intellectual property core implementation of decision trees
CN114239818B (zh) 基于tcam和lut的存内计算架构神经网络加速器
US4041296A (en) High-speed digital multiply-by-device
Shaji et al. Design of Approximate Multiplier Using Highly Compressed 5_2 Counter
Kalaimathi et al. A Survey on Area Efficient Low Power High Speed Multipliers
Sandeep et al. Design of area and power Potent Booth multiplier using multiplexer
PV et al. Design and implementation of efficient stochastic number generator
Kumar et al. An aproach to manage delay in signal processing via selected multiplier algorithms
Rao et al. A 32-Bit Altered Partial Product Multiplier for Low-Power and Low-Area Applications.