JPS60179871A - アレイプロセツサ - Google Patents
アレイプロセツサInfo
- Publication number
- JPS60179871A JPS60179871A JP59034450A JP3445084A JPS60179871A JP S60179871 A JPS60179871 A JP S60179871A JP 59034450 A JP59034450 A JP 59034450A JP 3445084 A JP3445084 A JP 3445084A JP S60179871 A JPS60179871 A JP S60179871A
- Authority
- JP
- Japan
- Prior art keywords
- data
- processing
- processing elements
- input
- adjacent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Multi Processors (AREA)
- Complex Calculations (AREA)
- Image Processing (AREA)
- Character Discrimination (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59034450A JPS60179871A (ja) | 1984-02-27 | 1984-02-27 | アレイプロセツサ |
| NL8500537A NL192637C (nl) | 1984-02-27 | 1985-02-26 | Stelselprocessor. |
| DE19853506749 DE3506749A1 (de) | 1984-02-27 | 1985-02-26 | Matrixprozessor und steuerverfahren hierfuer |
| US07/220,970 US4905143A (en) | 1984-02-27 | 1988-06-14 | Array processor and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59034450A JPS60179871A (ja) | 1984-02-27 | 1984-02-27 | アレイプロセツサ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60179871A true JPS60179871A (ja) | 1985-09-13 |
| JPH0421900B2 JPH0421900B2 (enExample) | 1992-04-14 |
Family
ID=12414582
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59034450A Granted JPS60179871A (ja) | 1984-02-27 | 1984-02-27 | アレイプロセツサ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60179871A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6088735A (en) * | 1997-11-10 | 2000-07-11 | Fujitsu Limited | Data switching apparatus for transferring data over unidirectional bus |
| JP2008243233A (ja) * | 2001-03-13 | 2008-10-09 | Ecchandesu:Kk | 視覚装置 |
-
1984
- 1984-02-27 JP JP59034450A patent/JPS60179871A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6088735A (en) * | 1997-11-10 | 2000-07-11 | Fujitsu Limited | Data switching apparatus for transferring data over unidirectional bus |
| US6298384B1 (en) | 1997-11-10 | 2001-10-02 | Fujitsu Limited | Data processing apparatus for transferring data over unidirectional bus |
| JP2008243233A (ja) * | 2001-03-13 | 2008-10-09 | Ecchandesu:Kk | 視覚装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0421900B2 (enExample) | 1992-04-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12327114B2 (en) | Processing cores and information transfer circuits arranged in matrix | |
| JPS63501986A (ja) | デ−タ処理装置 | |
| Sarkar et al. | Network-on-chip hardware accelerators for biological sequence alignment | |
| JPS5833978B2 (ja) | アレイプロセツサ | |
| JPH03209561A (ja) | 連立一次方程式の解を求める計算装置及び方法 | |
| NL2015114B1 (en) | Scalable computation architecture in a memristor-based array. | |
| Nawaz et al. | A parallel FPGA design of the Smith-Waterman traceback | |
| CN104063357B (zh) | 处理器以及处理方法 | |
| Chalamalasetti et al. | MORA-an architecture and programming model for a resource efficient coarse grained reconfigurable processor | |
| Zhou et al. | UFC: A unified accelerator for fully homomorphic encryption | |
| JPS60179871A (ja) | アレイプロセツサ | |
| US7996454B2 (en) | Method and apparatus for performing complex calculations in a multiprocessor array | |
| CN117908832A (zh) | 基于脉动阵列的矩阵乘法装置、方法和电子设备 | |
| JPH06223166A (ja) | 画像処理用汎用プロセッサ | |
| Lin et al. | A note on the linear transformation method for systolic array design | |
| JPS60173659A (ja) | アレイプロセツサ | |
| CN110059051A (zh) | 一种基于可重构计算的高性能弹性连接架构及方法 | |
| JP2022500782A (ja) | データ処理システム、方法、およびプログラム | |
| Lanfear et al. | Simulation of signal flow graphs for signal processing systems | |
| US20240220444A1 (en) | Scalable acceleration of reentrant compute operations | |
| JP3708072B2 (ja) | 半導体演算装置 | |
| Xu et al. | Parallel Nonuniform Discrete Fourier Transform (P-NDFT) Over a Random Wireless Sensor Network | |
| Paul et al. | Three-dimensional computational pipelining with minimal latency and maximum throughput for LU factorization | |
| JPH1166033A (ja) | Peアレイ装置および連想メモリブロック | |
| Beaudin et al. | An economic parallel processing technology for faster than real‐time transient stability simulation |