JPS60103938U - semiconductor switch circuit - Google Patents
semiconductor switch circuitInfo
- Publication number
- JPS60103938U JPS60103938U JP19601983U JP19601983U JPS60103938U JP S60103938 U JPS60103938 U JP S60103938U JP 19601983 U JP19601983 U JP 19601983U JP 19601983 U JP19601983 U JP 19601983U JP S60103938 U JPS60103938 U JP S60103938U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor switch
- input
- differential amplifier
- output
- switch circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図及び第２図は従来の半導体スイッチ回路の実施例
を示す回路図、第３図はこの考案による半導体スイッチ
回路の一実施例を示す回路図である。
１．２．・・・、ｎ：スイッチ、１０：半導体スイッチ
回路、Ｉ Ｌ １２９ ””ｔ １ ｎ ：ＦＥＴ
スイッチ、２１ ｔ ２２？ ”・ｑ ２ ｎ ：
ＦＥＴスイッチ、３１．３２：差動増幅器、４１，４
２．・・・、４ｎ：抵抗、５１：コンデンサ。1 and 2 are circuit diagrams showing an embodiment of a conventional semiconductor switch circuit, and FIG. 3 is a circuit diagram showing an embodiment of a semiconductor switch circuit according to this invention. 1.2. ..., n: switch, 10: semiconductor switch circuit, I L 129 ""t 1 n: FET
Switch, 21 t 22? ”・q 2 n:
FET switch, 31.32: Differential amplifier, 41,4
2. ..., 4n: resistor, 51: capacitor.
Claims (4)
動増幅器と、 Ｂ 該差動増幅器の出力信号を大入力する第一の半導体
スイッチと、 Ｃ該第−の半導体スイッチの出力側に入力端子が接続さ
れた第二の半導体スイッチと、Ｄ 該第二の半導体スイ
ッチの出力が上記差動増幅器の他方の入力端子に接続さ
れて負帰還増幅器を構成していること、 を特徴とする半導体スイッチ回路。(1) A: a differential amplifier to which an input signal is applied to one input terminal; B: a first semiconductor switch to which the output signal of the differential amplifier is input; and C: input to the output side of the -th semiconductor switch. a second semiconductor switch having terminals connected to it; and D, an output of the second semiconductor switch being connected to the other input terminal of the differential amplifier to form a negative feedback amplifier. switch circuit.
イッチは、ＦＥＴ （フィールド・エフエフ、ト・トラ
ンジスタ）であって、該半導体スイッチの入力端子はソ
ース又はドレインであり、出力端子はドレイン又はソー
スであること、を特徴とする半導体スイッチ回路。(2) The semiconductor switch in claim 1 of the utility model registration claim is an FET (field FF, transistor), and the input terminal of the semiconductor switch is the source or drain, and the output terminal is the drain or source. A semiconductor switch circuit characterized by:
体スイッチは、トランジスタであって、該半導体スイッ
チの入力端子はコレクタ又はエミッタであり、出力端子
はエミッタ又はコレクタであること、 を特徴とする半導体スイッチ回路。(3) The semiconductor switch according to claim 1 of the utility model registration claim is a semiconductor characterized in that the semiconductor switch is a transistor, the input terminal of the semiconductor switch is a collector or an emitter, and the output terminal is an emitter or a collector. switch circuit.
イッチは、複数の半導体スイッチ群であって、上記第一
の半導体スイッチ群の入力端子は共通に上記差動増幅器
の出力端子に接続され上記第二の半導体スイッチ群の出
力端子は共通に上記差動増幅器の他方の入力端子に接続
されていること、。 を特徴とする半導体スイッチ回路。(4) Utility Model Registration The semiconductor switch in claim 1 is a plurality of semiconductor switch groups, and the input terminals of the first semiconductor switch group are commonly connected to the output terminal of the differential amplifier. Output terminals of the second semiconductor switch group are commonly connected to the other input terminal of the differential amplifier. A semiconductor switch circuit featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19601983U JPS60103938U (en) | 1983-12-20 | 1983-12-20 | semiconductor switch circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19601983U JPS60103938U (en) | 1983-12-20 | 1983-12-20 | semiconductor switch circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60103938U true JPS60103938U (en) | 1985-07-16 |
Family
ID=30420760
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19601983U Pending JPS60103938U (en) | 1983-12-20 | 1983-12-20 | semiconductor switch circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60103938U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147256A (en) * | 1974-05-15 | 1975-11-26 |
-
1983
- 1983-12-20 JP JP19601983U patent/JPS60103938U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147256A (en) * | 1974-05-15 | 1975-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60103938U (en) | semiconductor switch circuit | |
| JPS60124045U (en) | Output transistor protection circuit | |
| JPS5826212U (en) | differential amplifier | |
| JPS6137631U (en) | interface circuit | |
| JPS6082817U (en) | Muting circuit | |
| JPS5830316U (en) | Low distortion amplifier circuit | |
| JPS5952716U (en) | Amplifier gain adjustment circuit | |
| JPS5866713U (en) | amplifier | |
| JPS60184314U (en) | differential amplifier circuit | |
| JPS59125112U (en) | amplifier | |
| JPS58147317U (en) | gain control circuit | |
| JPS58101400U (en) | sample hold circuit | |
| JPS59137616U (en) | intermediate frequency amplifier circuit | |
| JPS58161316U (en) | gain control amplifier | |
| JPS5826209U (en) | bias circuit | |
| JPS59127323U (en) | differential amplifier | |
| JPS599615U (en) | amplifier circuit | |
| JPS58164326U (en) | Output circuit | |
| JPS59125170U (en) | nonlinear circuit | |
| JPS6047314U (en) | signal mixing circuit | |
| JPS58155119U (en) | wideband amplifier | |
| JPS60134320U (en) | Amplifier circuit coupled to differential amplifier circuit | |
| JPH01175016U (en) | ||
| JPS5939542U (en) | buffer circuit | |
| JPS5840923U (en) | signal processing circuit |