JPS59501043A - 多重回線アダプタ機構のための読出書込システム - Google Patents

多重回線アダプタ機構のための読出書込システム

Info

Publication number
JPS59501043A
JPS59501043A JP58502357A JP50235783A JPS59501043A JP S59501043 A JPS59501043 A JP S59501043A JP 58502357 A JP58502357 A JP 58502357A JP 50235783 A JP50235783 A JP 50235783A JP S59501043 A JPS59501043 A JP S59501043A
Authority
JP
Japan
Prior art keywords
data
register
line
control
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58502357A
Other languages
English (en)
Japanese (ja)
Other versions
JPH022341B2 (esLanguage
Inventor
ロスコ−ン・リチヤ−ド・アレン
ジエボンズ・ライル・オウイン・ジユニア
Original Assignee
バロ−ス・コ−ポレ−ション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by バロ−ス・コ−ポレ−ション filed Critical バロ−ス・コ−ポレ−ション
Priority claimed from PCT/US1983/000898 external-priority patent/WO1983004440A1/en
Publication of JPS59501043A publication Critical patent/JPS59501043A/ja
Publication of JPH022341B2 publication Critical patent/JPH022341B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP58502357A 1982-06-08 1983-06-08 多重回線アダプタ機構のための読出書込システム Granted JPS59501043A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US386410 1982-06-08
PCT/US1983/000898 WO1983004440A1 (en) 1982-06-08 1983-06-08 Read write system for multiple line adapter organization

Publications (2)

Publication Number Publication Date
JPS59501043A true JPS59501043A (ja) 1984-06-07
JPH022341B2 JPH022341B2 (esLanguage) 1990-01-17

Family

ID=22175253

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58502357A Granted JPS59501043A (ja) 1982-06-08 1983-06-08 多重回線アダプタ機構のための読出書込システム

Country Status (1)

Country Link
JP (1) JPS59501043A (esLanguage)

Also Published As

Publication number Publication date
JPH022341B2 (esLanguage) 1990-01-17

Similar Documents

Publication Publication Date Title
US6122683A (en) Handshake minimizing serial-to-parallel interface with shift register coupled by parallel bus to address logic and control logic
US4071887A (en) Synchronous serial data adaptor
US5961640A (en) Virtual contiguous FIFO having the provision of packet-driven automatic endian conversion
US4065810A (en) Data transfer system
WO1983002021A1 (en) Interface circuit for subsystem controller
US20060047754A1 (en) Mailbox interface between processors
US4514824A (en) Byte-oriented line adapter system
US6957280B2 (en) Streamlining ATA device initialization
US6487617B1 (en) Source-destination re-timed cooperative communication bus
US4489395A (en) Information processor
US4598360A (en) Read control operations system for a multiple line adapter organization
US4479123A (en) Automatic Calling Unit control system
JPS59501043A (ja) 多重回線アダプタ機構のための読出書込システム
US4630232A (en) Read write system for multiple line adapter organization
US7073047B2 (en) Control chip and method for accelerating memory access
US7103701B2 (en) Memory bus interface
US4453228A (en) Component selection system for a multiple line adapter organization
EP0176976A2 (en) Disk controller with shared address register
JP3528198B2 (ja) 計算機システム
KR100361511B1 (ko) 다기능 직렬 통신 인터페이스 장치
US8327108B2 (en) Slave and a master device, a system incorporating the devices, and a method of operating the slave device
EP0096577B1 (en) Read write system for multiple line adapter organization
US4916601A (en) Means for transferring firmware signals between a control store and a microprocessor means through a reduced number of connections by transfer according to firmware signal function
JPH0480584B2 (esLanguage)
JPS59500337A (ja) 多重ラインアダプタ機構のためのコンポ−ネント選択システム