JPS5933896A - Method of forming conductor passage on substrate - Google Patents

Method of forming conductor passage on substrate

Info

Publication number
JPS5933896A
JPS5933896A JP14383282A JP14383282A JPS5933896A JP S5933896 A JPS5933896 A JP S5933896A JP 14383282 A JP14383282 A JP 14383282A JP 14383282 A JP14383282 A JP 14383282A JP S5933896 A JPS5933896 A JP S5933896A
Authority
JP
Japan
Prior art keywords
substrate
conductor
mesh screen
conductive paste
transfer plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14383282A
Other languages
Japanese (ja)
Inventor
文男 小林
正信 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP14383282A priority Critical patent/JPS5933896A/en
Publication of JPS5933896A publication Critical patent/JPS5933896A/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は混成集積回路及びプリント配線基板の導体路の
形成方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for forming conductor tracks in hybrid integrated circuits and printed wiring boards.

従来、混成集積回路(以下HICと称す)及びプリント
配線基板の導体路の形成は次の3つの方法が主体であっ
た。
Conventionally, the following three methods have been mainly used to form conductor paths for hybrid integrated circuits (hereinafter referred to as HICs) and printed wiring boards.

第1の方法は、主として薄膜HICに用いられている方
法であシ、真空蒸着にて導体膜を構成し、写真複写技術
により選択的に導体膜のエツチングを行い導体路を形成
するものである。
The first method, which is mainly used for thin film HIC, is to construct a conductor film by vacuum evaporation, and then selectively etch the conductor film using photocopying technology to form conductor paths. .

第2の方法は。厚膜HICに用いられている方法であり
、基板上に導体用厚膜インクをスクリーン印刷し、焼成
して導体路とするものである。
The second method is. This is a method used for thick film HIC, in which thick film ink for conductors is screen printed on a substrate and baked to form conductor paths.

更に第3の方法は、プリント配線基板に用いられている
方法であシ、銅張シ積層板の不要な部分の銅箔をエツチ
ングして除去し残った部分の銅を導体路とするものであ
る。
Furthermore, the third method is a method used for printed wiring boards, and involves etching and removing unnecessary copper foil from a copper-clad laminate and using the remaining copper as a conductor path. be.

かかる各種の方法に於いては、蒸着、スクリーン印刷、
エツチング等の製造工程がある為に、製造プロセスが数
工程に渡シ、製造のリードタイムが長いこと、フォトエ
ツチング工程での露光用マスク或いはスクリーン印刷用
のスクリーンが必要なことにより導体パターンの新規設
計、変更に対して即応することが困難である等の欠点が
あった。
Such various methods include vapor deposition, screen printing,
Due to the manufacturing process such as etching, the manufacturing process is spread over several steps, the manufacturing lead time is long, and the need for an exposure mask or screen for screen printing in the photo-etching process makes it difficult to create new conductor patterns. There were drawbacks such as the difficulty of immediately responding to design changes.

本発明は従来の一ヒ記事情に鑑みてなされたものであり
、従って本発明の目的は、写真複写技術、エツチング技
術等に基づくととなく基板上に面接導体路を転写形成す
ることにより、上記の欠点を解消することを可能とした
新規な方法を提供することにある。
The present invention has been made in view of the conventional circumstances, and therefore, an object of the present invention is to transfer and form surface conductor paths on a substrate, without using photocopying technology, etching technology, etc. The object of the present invention is to provide a new method that makes it possible to eliminate the above-mentioned drawbacks.

上記目的を達成する為に、本発明に係る基板上の導体路
形成方法は、基板上に導体路を形成する際において、微
小導体粒子と結合剤により構成される導電性ペーストを
微小なるカプセルに封入し、該カプセルと他の結合剤と
を混練して粘性状とした微小カプセル封入導電性ペース
トを転写板の片面に塗布し、該塗布面にメツシュスクリ
ーンを介して基板を重ね、前記転写板のペーストを塗布
していない片面より導体路パターンに倣って加圧トレー
スすることによりMU 紀メツシュスクリーン上で前記
微小カプセルを破壊し、前記メツシュスクリーンを介し
て前記カプセル内部の導電性ペーストを前記基板上に転
写させて導体路パターンを形成することを特徴としてい
る。
In order to achieve the above object, the method for forming a conductor path on a substrate according to the present invention is such that when forming a conductor path on a substrate, a conductive paste composed of minute conductor particles and a binder is formed into minute capsules. A microcapsule-encapsulated conductive paste made into a viscous state by kneading the capsules and another binder is applied to one side of the transfer plate, and a substrate is placed on the coated side via a mesh screen, and the transfer The microcapsules are destroyed on the MU mesh screen by pressing and tracing the conductor path pattern from one side of the plate on which the paste is not applied, and the conductive paste inside the capsule is removed through the mesh screen. The method is characterized in that a conductor path pattern is formed by transferring the conductor path pattern onto the substrate.

本発明によれば、露光用マスク、スクリーン印刷用スク
リーン等を必要としない為に、簡便に基板上に導体路形
成が可能となる。
According to the present invention, since an exposure mask, a screen printing screen, etc. are not required, conductor paths can be easily formed on a substrate.

次に本発明をその好ましい一実施例について図面を参照
して具体的に説明する。
Next, a preferred embodiment of the present invention will be specifically explained with reference to the drawings.

第1図は本発明に於ける微小カプセル状導電性ペースト
の構成図である。即ち、本発明に使用される微小カプセ
ル封入導電性ペーストは、微小導体粒子11と結合剤1
2よシ構成される導電性ペーストを微小カプセル13に
封入し、該カプセル13と第2の別なる結合剤14とを
混練して粘性状に形成される。
FIG. 1 is a diagram showing the structure of a microcapsular conductive paste according to the present invention. That is, the microcapsule-encapsulated conductive paste used in the present invention includes microconductor particles 11 and binder 1.
A conductive paste composed of 2 and 3 is encapsulated in microcapsules 13, and the capsules 13 and a second different binder 14 are kneaded to form a viscous state.

第2図は本発明の一実施例を説明する為の加圧転写型パ
ターンプロッタの概要を示す斜視図である。第2図にお
いて、参照番号21は加圧ヘッド、nは先端ニードル部
、23は転写板、24はベース膜、25はメツシュスク
リーン膜、26は基板、27は加圧ヘッド駆動制御装置
をそれぞれ示す。
FIG. 2 is a perspective view showing an outline of a pressure transfer type pattern plotter for explaining an embodiment of the present invention. In FIG. 2, reference number 21 is a pressure head, n is a tip needle portion, 23 is a transfer plate, 24 is a base film, 25 is a mesh screen film, 26 is a substrate, and 27 is a pressure head drive control device. show.

第2図に於いて、XY方向に相対移動可能な加圧ヘッド
21の下に転写板23をセットする。転写板23は、前
記第1図に示す如く構成された微小カプセル封入導電性
ペーストを塗布するベース膜24及び導電性ペーストと
基板26間の直接の接触を避ける為のメツシュスクリー
ン膜25の2層より構成される。転写板23の下には基
板26を転写板メツシュスクリーン膜25と僅かの間隙
になる様に位置させる。
In FIG. 2, a transfer plate 23 is set under a pressure head 21 that is relatively movable in the X and Y directions. The transfer plate 23 includes two parts: a base film 24 for applying the micro-encapsulated conductive paste and a mesh screen film 25 for avoiding direct contact between the conductive paste and the substrate 26, configured as shown in FIG. Consists of layers. A substrate 26 is positioned below the transfer plate 23 with a slight gap from the transfer plate mesh screen film 25.

この状態で加圧ヘッド駆動制御袋@27の制御の下に加
圧ヘッド21を下降させ、ヘッド先端部のニードル部2
2にて転写板23を加圧することにより第1図に示すカ
プセル13が破壊され、カプセル内部の導電性ペースト
がメツシュスクリーン膜25を浸透して基板26上に転
写、塗布される。更に、加圧ヘッド21を導体路パター
ンに従い移動させることにより、基板26上には所定の
導体路パターンが形成される。
In this state, the pressure head 21 is lowered under the control of the pressure head drive control bag @27, and the needle portion 2 at the tip of the head
By applying pressure to the transfer plate 23 at step 2, the capsule 13 shown in FIG. Further, by moving the pressure head 21 according to the conductor path pattern, a predetermined conductor path pattern is formed on the substrate 26.

以上本発明の構成、作用をその良好な一実施例について
説明したが、それは単なる例示的なものであり、ここで
説明された実施例によってのみ本願発明が限定されるも
のでないことは勿論である。
Although the configuration and operation of the present invention have been described above with reference to one preferred embodiment, this is merely an example, and it goes without saying that the present invention is not limited only to the embodiment described here. .

本発明は、以上説明したように、基板上の導体路生成に
直接パターンを加圧転写することにより、製造のリード
タイム短縮、多種少量生産に対応可能、試作製造等設定
変更が頻繁な基板に適応できる効果がある。
As explained above, the present invention is capable of shortening manufacturing lead time, responding to small-volume production of a wide variety of products, and is suitable for substrates where settings are frequently changed, such as in the production of prototypes, by directly pressurizing and transferring a pattern to generate conductor paths on a substrate. It has an adaptable effect.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に於ける微少カプセル状導電性ペースト
の構成図、第2図は本発明の一実施例を説明する為の加
圧転写型パターンプロッタの概要を示す斜視図である。 11、。、微小導体粒子、1258.結合剤、13.、
、微小カプセル、14.、、結合剤、21.、、加圧ヘ
ッド、22.、、先端ニードル部、23.、、転写板、
24.、、ベース膜、25.、、メツシュスクリーン膜
、2600.基板、27.、、加圧ヘッド駆動制御装置 特許出願人   日本箪気株式会社
FIG. 1 is a configuration diagram of a microcapsular conductive paste according to the present invention, and FIG. 2 is a perspective view showing an outline of a pressure transfer type pattern plotter for explaining an embodiment of the present invention. 11. , micro conductor particles, 1258. binder, 13. ,
, microcapsule, 14. , , binder, 21. ,,pressure head, 22. ,, tip needle portion, 23. ,,transfer plate,
24. , , base membrane, 25. , , mesh screen membrane, 2600. Substrate, 27. ,, Pressure head drive control device patent applicant Nippon Tanuki Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] 基板上に導体路を形成する際において、微小導体粒子と
結合剤によシ構成される導電性ペーストを微小ガるカプ
セルに封入し、前記カプセルと別なる結合剤とを混練し
て粘性状とした微小カプセル封入導電性ペーストを転写
板片面に塗布し、更に該塗布面にメツシュスクリーンを
介して導体路を形成する基板を重ね、前記転写板のペー
ストを塗布していない片面よシ導体路パターンを加圧ト
レースすることにより前記メツシュスクリーン上で前記
微小カプセルを破壊し、前記カプセル内部の導電性ペー
ストをlIJ紀メツシュスクリーンを介して前記基板上
に転写させて導体路パターンを形成することを特徴とし
た基板上の導体路形成方法。
When forming conductor paths on a substrate, a conductive paste composed of minute conductor particles and a binder is encapsulated in microscopic capsules, and the capsules and another binder are kneaded to form a viscous paste. A conductive paste encapsulated in microcapsules is applied to one side of the transfer plate, and a substrate for forming a conductive path is placed on the coated side via a mesh screen, and a conductive path is formed on the other side of the transfer plate on which the paste is not applied. The microcapsules are destroyed on the mesh screen by tracing the pattern under pressure, and the conductive paste inside the capsules is transferred onto the substrate via the IIJ mesh screen to form a conductor path pattern. A method for forming conductor paths on a substrate, characterized by:
JP14383282A 1982-08-18 1982-08-18 Method of forming conductor passage on substrate Pending JPS5933896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14383282A JPS5933896A (en) 1982-08-18 1982-08-18 Method of forming conductor passage on substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14383282A JPS5933896A (en) 1982-08-18 1982-08-18 Method of forming conductor passage on substrate

Publications (1)

Publication Number Publication Date
JPS5933896A true JPS5933896A (en) 1984-02-23

Family

ID=15347979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14383282A Pending JPS5933896A (en) 1982-08-18 1982-08-18 Method of forming conductor passage on substrate

Country Status (1)

Country Link
JP (1) JPS5933896A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04332404A (en) * 1991-05-07 1992-11-19 Nec Corp Anisotropic conductive material and connection of integrated circuit element using it

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04332404A (en) * 1991-05-07 1992-11-19 Nec Corp Anisotropic conductive material and connection of integrated circuit element using it

Similar Documents

Publication Publication Date Title
JP4505623B2 (en) Hole filling apparatus and method for printed circuit board and method for manufacturing printed circuit board
US5927193A (en) Process for via fill
US3729819A (en) Method and device for fabricating printed wiring or the like
JPS63261890A (en) Method of screen printing of circuit pattern
KR920004038B1 (en) Thick-film forming method
JPS5933896A (en) Method of forming conductor passage on substrate
JPH02291194A (en) Manufacture of printed-wiring pattern
JP3709453B2 (en) Manufacturing method of ceramic multilayer wiring board
JPS60140788A (en) Method of forming circuit by pad printing
JPH0319297A (en) Manufacture of multilayer ceramic circuit board
JPS60211898A (en) Method of producing multilayer circuit substrate
JPS61264783A (en) Printed wiring board and manufacture thereof
JPH01236687A (en) Manufacture of through-hole printed board
JPS6155796B2 (en)
JPS6126287A (en) Method of producing circuit board
JPH0648750B2 (en) Printed circuit board and method of soldering printed circuit board
JPH012392A (en) Conductor pattern formation method
JPH01295492A (en) Manufacture of circuit wiring board
JPS6231515B2 (en)
JPS6049588B2 (en) Manufacturing method of ceramic multilayer printed board
JPH0286186A (en) Printed circuit board
JPH04209590A (en) Manufacture of laminated wiring board
JPH04332646A (en) Printer
JPS59201482A (en) Method of producing thick film circuit board
JPS6179291A (en) Method of printing fine pattern