JPS5922390B2 - Ceramic circuit board manufacturing method - Google Patents

Ceramic circuit board manufacturing method

Info

Publication number
JPS5922390B2
JPS5922390B2 JP5253780A JP5253780A JPS5922390B2 JP S5922390 B2 JPS5922390 B2 JP S5922390B2 JP 5253780 A JP5253780 A JP 5253780A JP 5253780 A JP5253780 A JP 5253780A JP S5922390 B2 JPS5922390 B2 JP S5922390B2
Authority
JP
Japan
Prior art keywords
circuit board
ceramic circuit
etching
press
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5253780A
Other languages
Japanese (ja)
Other versions
JPS56148894A (en
Inventor
伸男 亀原
貴志男 横内
弘美 小川
博三 横山
絃一 丹羽
恭平 村川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5253780A priority Critical patent/JPS5922390B2/en
Publication of JPS56148894A publication Critical patent/JPS56148894A/en
Publication of JPS5922390B2 publication Critical patent/JPS5922390B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Description

【発明の詳細な説明】 本発明はセラミック回路基板の製造方法に関しさらに詳
しくは押型ピンを微細化し、実装密度の高いセラミック
回路基板を得るための製造方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a ceramic circuit board, and more particularly to a method of manufacturing a ceramic circuit board with finer press pins and a higher mounting density.

セラミック回路基板の表裏導通を得るための製造方法と
してグリーンシートに導体ボールを充填しこれを積層す
ることによつて多層化する方法が実施され今後ますます
微小化する傾向にある。第1図は従来行なわれているグ
リーンシートに導体ボールを充填する方法を示した断面
図である。
As a manufacturing method for obtaining electrical continuity between the front and back sides of a ceramic circuit board, a method of filling a green sheet with conductor balls and stacking them to form a multilayer structure has been implemented, and there is a tendency for miniaturization to continue. FIG. 1 is a sectional view showing a conventional method of filling a green sheet with conductor balls.

図において、グリーンシート1の上面に複数の導体ボー
ル2を埋込むべき位置に該導体ボールの径を有する孔3
を設けたメタルマスク4を重ね、導体ボール2を上記孔
3に挿入する。然るのちマスク4の上方から導体ボール
2に対向する位置に凸部5を有する押し型6により加圧
することにより導体ボール2をグリーンシート1に充填
する。上記押型6の材料は通常モリブデンあるいはステ
ンレスを使用し押型ピン5をエッチングにより突出させ
る方法によつて作られる。しかし上記従来のエッチング
方法であれば第2図に示すごとき現象を生ずる。
In the figure, a hole 3 having the diameter of a plurality of conductor balls 2 is located on the upper surface of a green sheet 1 at a position where a plurality of conductor balls 2 are to be embedded.
The metal masks 4 provided with the above are placed one on top of the other, and the conductor balls 2 are inserted into the holes 3. Thereafter, the green sheet 1 is filled with the conductor balls 2 by applying pressure from above the mask 4 with a press die 6 having a convex portion 5 at a position facing the conductor balls 2 . The material of the press die 6 is usually molybdenum or stainless steel, and the press pin 5 is made to protrude by etching. However, if the above conventional etching method is used, a phenomenon as shown in FIG. 2 occurs.

すなわち図において押型6はエッチングにより押型ピン
5の先端部から逐次形成されるため先端部ほどエッチン
グ時間が長く、根元になる稈短かいためサイドエッチン
グされ、5’あるいはぢ′のごとくテーパー状又は極端
な場合には円錐状となる。
In other words, in the figure, the press die 6 is formed sequentially from the tip of the press pin 5 by etching, so the etching time is longer for the tip, and the culm at the root is shorter, so it is side etched, resulting in a tapered or extreme shape like 5' or 2'. In this case, it becomes conical.

従つて必要とする長さを有する微細なピンを形成するこ
とはできないという問題点があつた。本発明は上記問題
点に鑑みなされたものであつてその目的とするところは
微細な径を有する押型ピンの形成を可能とし実装密度の
高いセラミック回路基板を提供することにある。上記目
的達成のため本発明の特徴とするところはグリーンシー
トに導体ボールを充填するごとくしたセラミック回路基
板の製造において、導体ボボール充填用押型ピンの材料
にSiO2−LiCO3一Al2O3系のガラス組成よ
りなる感光性ガラスを使用し紫外線照射後エツチングを
実施して得た充填用治具により導体ボールを充填するご
とくしたことにある。
Therefore, there was a problem in that it was not possible to form fine pins having the required length. The present invention has been made in view of the above-mentioned problems, and its purpose is to provide a ceramic circuit board that enables the formation of press pins having a minute diameter and has a high packaging density. In order to achieve the above object, the present invention is characterized in that in the production of a ceramic circuit board in which a green sheet is filled with conductor balls, the material of the press pin for filling the conductor balls is made of a SiO2-LiCO3-Al2O3 glass composition. The conductor balls are filled with a filling jig obtained by using photosensitive glass and performing etching after irradiation with ultraviolet rays.

以下本発明に係る一実施例につき図面を参照して説明す
る。
An embodiment of the present invention will be described below with reference to the drawings.

前記第1図に示した押型の原料粉末として表に示す組成
のものを採取する。
A powder having the composition shown in the table was collected as a raw material powder for the press shown in FIG. 1.

上記組成の原料粉末を白金ルツボに採取し、該ルツポを
1450℃で3時間加熱し溶融させたのちカーボン製の
型に流しこみ急冷することによりSlO2−Li2O−
At2O3系のガラス基材を得ることができる。
The raw material powder with the above composition was collected in a platinum crucible, heated at 1450°C for 3 hours to melt it, and then poured into a carbon mold and rapidly cooled.
An At2O3-based glass substrate can be obtained.

該ガラス基材に照射用マスクによりボール充填用治具の
ピン5以外の個所に紫外線を照射する。
Ultraviolet rays are irradiated onto the glass substrate using an irradiation mask to areas other than the pins 5 of the ball filling jig.

照射を終つたのち620℃で2時間カロ熱し然るのち1
0%AF溶液中に訃いてエツチングする。上記SlO2
−Li2O2−At2O3系ガラスは紫外線の照射部分
と非照射部分とでHFに対する溶解度比が約30倍の差
を有し、照射した部分のみがエツチングされ非照射部分
は殆んどエツチングされない性質のものである。このよ
うにして押し型6のピン5のエツチングを行なうことに
よりサイドエツチングの量が極めて少なく微細を押し型
ピンの形成が可能となる。
After irradiation, heat at 620℃ for 2 hours, then 1
Etch in 0% AF solution. The above SlO2
-Li2O2-At2O3 glass has a difference in solubility ratio to HF of about 30 times between the ultraviolet irradiated part and the non-irradiated part, and only the irradiated part is etched and the non-irradiated part is hardly etched. It is. By etching the pins 5 of the press die 6 in this manner, the amount of side etching is extremely small, making it possible to form fine press pins.

上記押し型ピンのエツチングにつき実験の結果ピン5の
径80μm1ピンの高さ100μmの押型ピンの形成に
}いてサイドエツチングの殆んど生じないピンを得るこ
とができこの押型を使用して厚さ150μmのグリーン
シート1に直径80μmの導体ボール2の埋め込みが可
能であつた。以上説明したごとく本発明によるセラミツ
ク回路基板の製造方法であれば導体ボール充填用押し型
ピンの材料としてSlO2−LiCO3−AL2O3系
のガラス組成よりなる感光性ガラスを使用して紫外線を
照射し、然るのちエツチングを行なつた充填用治具を作
り、該治具により導体ボールを充填することにより微細
な導体ボールの充填を行なうことができバイアホール径
の小さいセラミツク回路基板を得ることが可能となりそ
の効果は極めて大である。
As a result of experiments regarding the etching of the above-mentioned press-type pins, it was possible to obtain pins with almost no side etching by forming a press-type pin with a diameter of pin 5 of 80 μm and a height of 1 pin of 100 μm. It was possible to embed a conductor ball 2 with a diameter of 80 μm in a green sheet 1 with a thickness of 150 μm. As explained above, in the method of manufacturing a ceramic circuit board according to the present invention, a photosensitive glass having a glass composition of SlO2-LiCO3-AL2O3 is used as the material of the push pin for filling the conductor balls, and ultraviolet rays are irradiated. Later, by making a filling jig with etching and filling the conductor balls with this jig, it became possible to fill with fine conductor balls and obtain a ceramic circuit board with a small via hole diameter. The effect is extremely large.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はグリーンシートに導体ボールを充填する方法を
示す断面図、第2図は押型ピンのサイドエツチングによ
る形状と導体ボールの関係を示す断面図である。 図に卦いて、1・・・グリーンシート、2・・・導体ボ
ール、3・・・導体ボールの嵌る孔、4・・・メタルマ
スク、5・・・凸部(ピン)、5′,ダ・・・エツチン
グ後のピン、6・・・押型を示す。
FIG. 1 is a cross-sectional view showing a method of filling a green sheet with conductor balls, and FIG. 2 is a cross-sectional view showing the relationship between the side-etched shape of the press pin and the conductor balls. In the figure, 1... green sheet, 2... conductor ball, 3... hole into which the conductor ball fits, 4... metal mask, 5... protrusion (pin), 5', da. . . . Pin after etching, 6 . . . Indicates a press mold.

Claims (1)

【特許請求の範囲】[Claims] 1 グリーンシートに導体ボールを充填したセラミック
回路基板の製造において、導体ボール充填用押し型ピン
の材料にSiO_2−LiCO_3−Al_2O_3系
のガラス組成よりなる感光性ガラスを使用して紫外線を
照射し、然るのちエッチングして得た充填用治具により
導体ボールを充填するごとくしたことを特徴とするセラ
ミック回路基板の製造方法。
1. In manufacturing a ceramic circuit board in which a green sheet is filled with conductor balls, a photosensitive glass having a glass composition of SiO_2-LiCO_3-Al_2O_3 is used as the material of the push-type pin for filling the conductor balls, and ultraviolet rays are irradiated on it. 1. A method for manufacturing a ceramic circuit board, characterized in that conductive balls are filled with a filling jig obtained by etching the ceramic circuit board.
JP5253780A 1980-04-21 1980-04-21 Ceramic circuit board manufacturing method Expired JPS5922390B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5253780A JPS5922390B2 (en) 1980-04-21 1980-04-21 Ceramic circuit board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5253780A JPS5922390B2 (en) 1980-04-21 1980-04-21 Ceramic circuit board manufacturing method

Publications (2)

Publication Number Publication Date
JPS56148894A JPS56148894A (en) 1981-11-18
JPS5922390B2 true JPS5922390B2 (en) 1984-05-26

Family

ID=12917514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5253780A Expired JPS5922390B2 (en) 1980-04-21 1980-04-21 Ceramic circuit board manufacturing method

Country Status (1)

Country Link
JP (1) JPS5922390B2 (en)

Also Published As

Publication number Publication date
JPS56148894A (en) 1981-11-18

Similar Documents

Publication Publication Date Title
GB1571173A (en) Stamped lead frame for semiconductor packages
JPH10163211A (en) Manufacture of bump forming plate member and bump formation
DE1925760B2 (en) PROCESS FOR MANUFACTURING PATTERNED THIN LAYERS OF METAL OR METAL COMPOUNDS BY VACUUM EVAPORATION OR CATHODE DUST
CN107734877B (en) Flexible circuit board and laser preparation process thereof
JPS5922390B2 (en) Ceramic circuit board manufacturing method
JP2010245185A (en) Method of manufacturing electronic component
JPS5922392B2 (en) How to make gold balls for forming via holes
JP2000235989A (en) Manufacture of circuit board with bump
JPH04146684A (en) Circuit board and manufacture thereof
JP4333395B2 (en) Printed wiring board and manufacturing method thereof
JP2005026412A (en) Mold for coining manufacture of circuit board and its manufacturing method
KR100932832B1 (en) Diecasting on deep narrow pattern with polyimide
JPH0688254B2 (en) Method for manufacturing mold for fine pattern duplication
WO2013153578A1 (en) Method for manufacturing electroformed component
WO2013072955A1 (en) Production method for multi-stage transfer mold, said multi-stage transfer mold, and component produced thereby
JPH03269976A (en) Manufacture of electric connection member
JPS5933094A (en) Marking method
JP3006243B2 (en) Lead frame manufacturing method
TW202218502A (en) Transfer mold and wiring forming method
TWI461121B (en) Circuit board and method for forming the same
JPS6145878B2 (en)
JPS5824038B2 (en) Via hole formation method
JPS54110942A (en) Manufacture of mold for formation
JPH04296483A (en) Manufacture of electric connecting member
JPH04298978A (en) Electric connection member and manufacture thereof