JPS592229B2 - How to adjust a television receiver - Google Patents

How to adjust a television receiver

Info

Publication number
JPS592229B2
JPS592229B2 JP57186427A JP18642782A JPS592229B2 JP S592229 B2 JPS592229 B2 JP S592229B2 JP 57186427 A JP57186427 A JP 57186427A JP 18642782 A JP18642782 A JP 18642782A JP S592229 B2 JPS592229 B2 JP S592229B2
Authority
JP
Japan
Prior art keywords
circuit
transistor
sif
intermediate frequency
adjusting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57186427A
Other languages
Japanese (ja)
Other versions
JPS5879386A (en
Inventor
勉 北村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57186427A priority Critical patent/JPS592229B2/en
Publication of JPS5879386A publication Critical patent/JPS5879386A/en
Publication of JPS592229B2 publication Critical patent/JPS592229B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N17/00Diagnosis, testing or measuring for television systems or their details
    • H04N17/04Diagnosis, testing or measuring for television systems or their details for receivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • General Health & Medical Sciences (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Television Receiver Circuits (AREA)

Description

【発明の詳細な説明】 本発明は、集積回路化された映像中間周波増巾回路(以
下VIF回路とよぶ)をもつたテレビジョン受像機の音
声中間周波増巾回路(以下SIF回路とよぶ)の調整に
おいて、前述の集積回路化されたVIF回路より発生す
る雑音のSIF回路への混入を阻止し、SIF回路の調
整をし易くすることを目的とする。
Detailed Description of the Invention The present invention provides an audio intermediate frequency amplification circuit (hereinafter referred to as SIF circuit) for a television receiver having an integrated circuit video intermediate frequency amplification circuit (hereinafter referred to as VIF circuit). The purpose of this invention is to prevent noise generated from the integrated circuit VIF circuit described above from entering the SIF circuit, and to facilitate adjustment of the SIF circuit.

集積回路化されたVIF回路をもつテレビジョン受像機
の構成を第1図に示す。
FIG. 1 shows the configuration of a television receiver having an integrated VIF circuit.

ただし、ここでは信号処理部の必要部分のみを記す。図
において、1はVIF回路で増巾器2、帯域濾波器3お
よび増巾、復調、復調増巾を行う回路4より構成されて
おり、その扱う周波数としては日本国内を例にとると、
57■れ附近およびその復調出力である0〜4.5MH
zである。
However, only the necessary parts of the signal processing section will be described here. In the figure, 1 is a VIF circuit, which is composed of an amplifier 2, a bandpass filter 3, and a circuit 4 that performs amplification, demodulation, and demodulation amplification, and the frequencies it handles are as follows, taking Japan as an example:
57 ■ 0 to 4.5MH which is the vicinity of the signal and its demodulated output
It is z.

また、5はSIF回路で帯域濾波器6、増巾器7および
検波器8より構成されており、周波数的には4.5■れ
附近である。このような構成をなすテレビジョン受像機
においては、帯域濾波器3および6をそれぞれの周波数
、すなわち、帯域濾波器3は57M[−I2附近、帯域
濾波器6は4.5MH2附近で調整を行う必要があるわ
けであるが、それぞれの調整に要する周波数が非常に離
れているため、それぞれを調整するための信号源の接続
点としてはVIF回路1に対してはb点、SIF回路5
に対してはa点というように別々のところにせざるを得
ない。
Further, 5 is an SIF circuit composed of a bandpass filter 6, an amplifier 7, and a wave detector 8, and its frequency is around 4.5×. In a television receiver having such a configuration, the bandpass filters 3 and 6 are adjusted at their respective frequencies, that is, the bandpass filter 3 is adjusted at around 57M[-I2, and the bandpass filter 6 is adjusted at around 4.5MH2. However, since the frequencies required for each adjustment are very far apart, the connection points for the signal sources for each adjustment are point b for VIF circuit 1 and point b for SIF circuit 5.
For example, it has to be placed at a separate location, such as point a.

そのため、実際のテレビジョン受像機の生産工程では第
2図に示すような構成をとり、ス・、ツチ9を切り換え
ることにより、VIF回路1およびSIF回路5の調整
を同一の作業者が行つている。
Therefore, in the actual production process of television receivers, the configuration shown in Figure 2 is adopted, and the adjustment of the VIF circuit 1 and the SIF circuit 5 is performed by the same worker by switching the switch 9. There is.

ここで、21はVIF回路1を調整するための信号源、
22はSIF回路5を調整するための信号源、23は調
整波形の観察用であるオシロスコープ、24はその働き
については後述するが、上記SIF部回路5の調整時に
VIF部回路1より発生する雑音を阻止するためのソレ
ノイドコイル、25はソレノイドコイル24を駆動する
ための電源である。前記ソレノイドコイル24は、円筒
状コイルの中に弾性体を介してプランジャが挿入されて
構成されており、前記コイルに電流が流れるとプランジ
ャが弾性体の弾性力に抗して移動し、電流の供給が断た
れると弾性体の力により元の位置に戻るように動作する
。ここで、VIF回路1の増巾器2、復調器4等が集積
回路で構成されている場合を考える。
Here, 21 is a signal source for adjusting the VIF circuit 1;
22 is a signal source for adjusting the SIF circuit 5, 23 is an oscilloscope for observing the adjusted waveform, and 24 is a noise generated from the VIF circuit 1 when adjusting the SIF circuit 5, the function of which will be described later. 25 is a power source for driving the solenoid coil 24. The solenoid coil 24 is constructed by inserting a plunger into a cylindrical coil through an elastic body. When a current flows through the coil, the plunger moves against the elastic force of the elastic body, and the current flow is reduced. When the supply is cut off, the force of the elastic body causes it to return to its original position. Here, a case will be considered in which the amplifier 2, demodulator 4, etc. of the VIF circuit 1 are constructed of integrated circuits.

周知のように集積回路においては、集積回路外に出てく
るピン(第3図の1〜8に相当)の数が多くなればなる
ほどそれにかかる作業工数、パツケージの価格等に影響
し、それだけ高価になるため集積回路を設計する上で最
少のピン数になるようにしている。このように設計され
た集積回路の一例を第3図に示す。
As is well known, in an integrated circuit, the more pins (corresponding to 1 to 8 in Figure 3) that come out of the integrated circuit, the more the number of man-hours required, the price of the package, etc., and the higher the cost. Therefore, when designing an integrated circuit, we try to minimize the number of pins. An example of an integrated circuit designed in this manner is shown in FIG.

図において、増巾復調・復調増巾回路を構成する集積回
路4は、高利得の増巾器、復調器および復調出力増巾器
が途中にコンデンサで切られることなく直結されている
ため、全体として直流から高周波に至る高利得の増巾器
としても働く。そこで第2図の構成のVIF−SIF調
整回路においてソレノイドコイル24がない場合を考え
る。ここで、ソレノイドコイル24はスイツチ9がP側
に倒すと、接点S3を通して電流が供給されて動作し、
抵抗R,をC点と供給電源Vccとの間に接続する。す
なわち、コイルに電源25より電流が供給されることよ
りプランジヤが動いて、端が供給電源Vccに接続され
た抵抗R1の他端を接続したプランジヤの先端金属体を
プリント基板上のC点に接続する。これと同時にSIF
回路5に信号源22とオシロスコープ23が接続される
。この時、ソレノイドコイル24かないと、抵抗R1は
C点と供給電源Vccとの間に接続されないため、集積
回路4より発生する雑音がIF回路1の出力端であるa
点に現われ、その雑音がSIF回路5に加わり、SIF
回路5の調整か雑音に妨害されて不可能になる。SIF
回路5の増巾器7はまた高利得の増巾器のためわずかの
雑音でも妨害されてしまう。この雑音は、集積回路4の
内部で発生するもので、たとえ集積回路4の入力e点を
切断しても取り除けない。そこで、第2図に示すように
ソレノイドコイル24を用いて、ソレノイドコイル24
に電流を供給し、抵抗R1をC点と供給電源Vccとの
間に接続する。
In the figure, the integrated circuit 4 constituting the amplification demodulation/demodulation amplification circuit has a high gain amplifier, a demodulator, and a demodulation output amplifier that are directly connected without being cut off by a capacitor. It also works as a high-gain amplifier from direct current to high frequency. Therefore, consider the case where the solenoid coil 24 is not provided in the VIF-SIF adjustment circuit having the configuration shown in FIG. Here, when the switch 9 is turned to the P side, the solenoid coil 24 is operated by being supplied with current through the contact S3.
A resistor R is connected between point C and the power supply Vcc. That is, the plunger moves when current is supplied to the coil from the power supply 25, and the tip metal body of the plunger, whose end is connected to the other end of the resistor R1 whose end is connected to the supply power Vcc, is connected to point C on the printed circuit board. do. At the same time, SIF
A signal source 22 and an oscilloscope 23 are connected to the circuit 5 . At this time, if the solenoid coil 24 is not present, the resistor R1 will not be connected between the point C and the power supply Vcc, so the noise generated from the integrated circuit 4 will be transmitted to the output terminal a of the IF circuit 1.
point, the noise is added to the SIF circuit 5, and the SIF
Adjustment of circuit 5 or interference with noise makes it impossible. SIF
The amplifier 7 of the circuit 5 is also a high gain amplifier and will be disturbed by even the slightest noise. This noise is generated inside the integrated circuit 4 and cannot be removed even if the input point e of the integrated circuit 4 is disconnected. Therefore, as shown in FIG. 2, the solenoid coil 24 is used.
A resistor R1 is connected between the point C and the supply voltage Vcc.

この場合の動作を第3図を用いて説明すると、抵抗R,
の接続によりトランジスタQ1のベースバイアスは高く
なりトランジスタQ1は飽和状態となる。すると、トラ
ンジスタQ2も飽和し、トランジスタQ3はカツトオフ
となる。その結果、トランジスタQ4もカツト・オフと
なり、トランジスタQ5は飽和し、トランジスタQ6も
飽和する。したがつて、トランジスタQ4がカツト・オ
フするため、トランジスタQ4以前で発生した雑音がa
点に現われるのは阻止され、トランジスタQ4以降で発
生した雑音もトランジスタQ5,Q6が飽和しているた
め増巾作用もなく、その雑音はa点に現われず、また現
われても極くわずかであり、SIF回路5の調整に対し
ては全く影響を与えない。次にスイツチ9をq側に倒す
と、ソレノイドコイル24の電流が切れ、抵抗R1はC
点および電源供給線Vccより離れ、集積回路4の動作
は元にもどり、VIF回路1の調整に支障をきたすこと
はない。
To explain the operation in this case using FIG. 3, the resistors R,
Due to this connection, the base bias of the transistor Q1 becomes high, and the transistor Q1 becomes saturated. Then, transistor Q2 is also saturated, and transistor Q3 is cut off. As a result, transistor Q4 is also cut off, transistor Q5 is saturated, and transistor Q6 is also saturated. Therefore, since transistor Q4 is cut off, the noise generated before transistor Q4 becomes a
Since transistors Q5 and Q6 are saturated, there is no amplification effect on the noise generated after transistor Q4, and the noise does not appear at point a, and even if it does appear, it is very small. , does not affect the adjustment of the SIF circuit 5 at all. Next, when the switch 9 is turned to the q side, the current in the solenoid coil 24 is cut off, and the resistance R1 becomes C.
The integrated circuit 4 returns to its original operation after moving away from the point and the power supply line Vcc, and the adjustment of the VIF circuit 1 is not hindered.

しかしながら、このような従来の方法ではソレノイドコ
イル24という可動部分をもつため、その故障も多く、
保守が大変であり、さらにソレノイドコイル24の1駆
動電源を別個に要し、スイツチ9も3回路必要とし、そ
のスイツチ9も高周波信号源22を切り換える必要かあ
り、高周波特性の良いものが必要である等、種々の不都
合があつた。
However, since this conventional method has a moving part called the solenoid coil 24, there are many failures of the solenoid coil 24.
Maintenance is difficult, and in addition, a separate power source for driving the solenoid coil 24 is required, and three circuits are required for the switch 9, and the switch 9 also needs to switch the high frequency signal source 22, so it must have good high frequency characteristics. There were various inconveniences.

そこで、本発明は上記のような不都合をなくし、VIF
回路とSIF回路の調整を互いに妨害されることなく簡
単に行うことが出来るようにしたものである。
Therefore, the present invention eliminates the above-mentioned disadvantages and provides VIF
This makes it possible to easily adjust the circuit and the SIF circuit without interfering with each other.

以下本発明の一実施例について第4図を用いて説明する
An embodiment of the present invention will be described below with reference to FIG.

第4図について説明すると、集積回路4内のトランジス
タQ6のエミツタに外部からトランジスタQlOOを追
加してそのエミツタを共通接続し、第4図に示すような
差動増巾器を構成するようになす。そして、トランジス
タQlOOのベースにSIF回路5の調整用信号源22
を接続し、かつそのベース・バイアスをスイツチ10の
接点S2によりオン・オフできるようにしている。周知
のように差動増巾器においては、一方のトランジスタの
ベース・バイアスより他方のベースバイアスが高くなる
と、一方のトランジスタはカツトオフする。また逆の場
合は他方のトランジスタがカツトオフする。この原理を
用いて、トランジスタQlOOのベース・バイアスVB
lOOlR3V8lOO+VOO?を集積回路4内のト
ラ R3+R4 ンジスタQ6のベース・バイアスより高くなるようにし
ておくと、SIF回路5の調整時には、スイツチ10を
P側に倒すと抵抗R3,R4によりトランジスタQlO
Oにベース・バイアスが与えられ、前述の理由により集
積回路4内のトランジスタQ6がカツトオフされるため
、集積回路4内より発生する雑音がa点に現われること
はなく、この雑音によりSIF回路5の調整が妨害され
ることはない。
To explain FIG. 4, a transistor QlOO is added from the outside to the emitter of the transistor Q6 in the integrated circuit 4, and the emitters are commonly connected to form a differential amplifier as shown in FIG. . The adjustment signal source 22 of the SIF circuit 5 is connected to the base of the transistor QlOO.
and its base bias can be turned on and off by contact S2 of switch 10. As is well known, in a differential amplifier, one transistor is cut off when the base bias of one transistor becomes higher than the base bias of the other transistor. In the opposite case, the other transistor is cut off. Using this principle, the base bias VB of transistor QlOO
lOOlR3V8lOO+VOO? By setting the transistor R3+R4 in the integrated circuit 4 to be higher than the base bias of the transistor Q6, when adjusting the SIF circuit 5, when the switch 10 is turned to the P side, the transistor QlO is set by the resistors R3 and R4.
Since a base bias is applied to O and the transistor Q6 in the integrated circuit 4 is cut off for the above-mentioned reason, the noise generated from within the integrated circuit 4 does not appear at point a, and this noise causes the SIF circuit 5 to Adjustment is not disturbed.

次にスイツチ10をq側に倒すと、トランジスタQlO
Oはカツトオフとなり、トランジスタQ6は能動状態と
なるため、VIF回路1の調整に何ら不都合を生じない
Next, when the switch 10 is turned to the q side, the transistor QlO
Since O is cut off and the transistor Q6 is activated, no problem occurs in the adjustment of the VIF circuit 1.

以上説明したように本発明によれば、従来のようにソレ
ノイドコイルというような可動部分がないため故障も少
なく、別個にソレノイドコイル用の電源も設ける必要が
なく、さらにF−SIF回路の調整を切り換えるスイツ
チも2回路で済むという利点を有し、実用上極めて有利
なものである。
As explained above, according to the present invention, since there is no moving part such as a solenoid coil as in the past, there are fewer failures, there is no need to provide a separate power source for the solenoid coil, and furthermore, the F-SIF circuit can be adjusted. It also has the advantage that only two circuits are needed for the switch, which is extremely advantageous in practice.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はテレビジヨン受像機の構成例を示すプロツク図
、第2図は同受像機を調整するための従来の各測定器の
接続状態を示す回路図、第3図は同受像機に用いられて
いる集積回路の内部構成例を示す回路図、第4図は本発
明の一実施例におけるテレビジヨン受像機の調整方法を
示す回路図である。 1・・・・・・映像中間周波増巾回路、5・・・・・・
音声中間周波増巾回路、10・・・・・・スイツチ、2
2・・・・・・信号源、23・・・・・・オシロスコー
プ、Q6,QlOO・・・・・・トランジスタ、R3,
R4・・・・・・抵抗。
Figure 1 is a block diagram showing an example of the configuration of a television receiver, Figure 2 is a circuit diagram showing the connections of conventional measuring instruments for adjusting the television receiver, and Figure 3 is a circuit diagram showing the connection state of each conventional measuring device used in the television receiver. FIG. 4 is a circuit diagram showing an example of the internal configuration of an integrated circuit according to the present invention, and FIG. 4 is a circuit diagram showing a method for adjusting a television receiver in an embodiment of the present invention. 1... Video intermediate frequency amplification circuit, 5...
Audio intermediate frequency amplification circuit, 10...Switch, 2
2...Signal source, 23...Oscilloscope, Q6, QlOO...Transistor, R3,
R4...Resistance.

Claims (1)

【特許請求の範囲】[Claims] 1 出力回路がエミッタフォロア構成をなす集積回路化
された映像中間周波増巾回路と、この映像中間周波増巾
回路に継続接続される音声中間周波増巾回路に対してお
のおの信号源を接続して各回路を調整するに際し、前記
エミッタフォロア回路に差動増巾器を構成するようにト
ランジスタを接続し、このトランジスタのベースに前記
音声中間周波増巾回路の調整用信号源を接続し、かつ前
記トランジスタのベースバイアスを可変するためのスイ
ッチ手段を設け、このスイッチ手段により前記トランジ
スタのベースバイアスを制御して前記エミッタフォロア
回路をオン・オフ制御するようにしたテレビジョン受像
機の調整方法。
1. Each signal source is connected to an integrated video intermediate frequency amplification circuit whose output circuit has an emitter follower configuration and an audio intermediate frequency amplification circuit that is continuously connected to this video intermediate frequency amplification circuit. When adjusting each circuit, a transistor is connected to the emitter follower circuit to form a differential amplifier, a signal source for adjusting the audio intermediate frequency amplification circuit is connected to the base of this transistor, and the signal source for adjusting the audio intermediate frequency amplification circuit is connected to the base of the transistor. A method for adjusting a television receiver, comprising: a switch means for varying the base bias of a transistor; and the switch means controls the base bias of the transistor to turn on and off the emitter follower circuit.
JP57186427A 1982-10-22 1982-10-22 How to adjust a television receiver Expired JPS592229B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57186427A JPS592229B2 (en) 1982-10-22 1982-10-22 How to adjust a television receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57186427A JPS592229B2 (en) 1982-10-22 1982-10-22 How to adjust a television receiver

Publications (2)

Publication Number Publication Date
JPS5879386A JPS5879386A (en) 1983-05-13
JPS592229B2 true JPS592229B2 (en) 1984-01-17

Family

ID=16188232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57186427A Expired JPS592229B2 (en) 1982-10-22 1982-10-22 How to adjust a television receiver

Country Status (1)

Country Link
JP (1) JPS592229B2 (en)

Also Published As

Publication number Publication date
JPS5879386A (en) 1983-05-13

Similar Documents

Publication Publication Date Title
US5734087A (en) Acceleration sensor
JPH04501792A (en) temperature stable oscillator
JPH1011160A (en) Semiconductor integrated circuit
JPS592229B2 (en) How to adjust a television receiver
US3628168A (en) Differential amplifying circuit
JPS5836015A (en) Electronic variable impedance device
US4614884A (en) Input interface circuit as a buffer of a logic device to improve the signal to noise ratio of the logic device
KR0161364B1 (en) A high-input impedance circuit and semiconductor device
US4527131A (en) Oscillating circuit exhibiting tolerance to crystal impedance variations
JPH0783958A (en) Input circuit for measuring instrument
US6388517B1 (en) Input change-over type amplifier and frequency change-over type oscillator using the same
JP2967433B2 (en) Switch circuit
JPS6036890Y2 (en) muting circuit
JP2511885B2 (en) Notch filter switch circuit
JPH0210683Y2 (en)
US2952783A (en) Variable input impedance circuit arrangement
JP2553693B2 (en) Clamp circuit
KR930003008Y1 (en) Dual signal processing system for middle frequency of sound
JPS6127215Y2 (en)
KR810000273Y1 (en) Audio muting circuit
JPS59103408A (en) Muting device
JPS6221630U (en)
JPH0685570U (en) Video signal processor
JPS6441512A (en) Clip circuit
JPS62294305A (en) Frequency conversion circuit