JPS59173778A - スキヤンパス回路 - Google Patents

スキヤンパス回路

Info

Publication number
JPS59173778A
JPS59173778A JP58048236A JP4823683A JPS59173778A JP S59173778 A JPS59173778 A JP S59173778A JP 58048236 A JP58048236 A JP 58048236A JP 4823683 A JP4823683 A JP 4823683A JP S59173778 A JPS59173778 A JP S59173778A
Authority
JP
Japan
Prior art keywords
scan
parity
data
clock
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58048236A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0331233B2 (enrdf_load_stackoverflow
Inventor
Atsushi Ishikawa
淳 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58048236A priority Critical patent/JPS59173778A/ja
Publication of JPS59173778A publication Critical patent/JPS59173778A/ja
Publication of JPH0331233B2 publication Critical patent/JPH0331233B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58048236A 1983-03-23 1983-03-23 スキヤンパス回路 Granted JPS59173778A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58048236A JPS59173778A (ja) 1983-03-23 1983-03-23 スキヤンパス回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58048236A JPS59173778A (ja) 1983-03-23 1983-03-23 スキヤンパス回路

Publications (2)

Publication Number Publication Date
JPS59173778A true JPS59173778A (ja) 1984-10-01
JPH0331233B2 JPH0331233B2 (enrdf_load_stackoverflow) 1991-05-02

Family

ID=12797804

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58048236A Granted JPS59173778A (ja) 1983-03-23 1983-03-23 スキヤンパス回路

Country Status (1)

Country Link
JP (1) JPS59173778A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0331233B2 (enrdf_load_stackoverflow) 1991-05-02

Similar Documents

Publication Publication Date Title
Mitra et al. X-compact: An efficient response compaction technique
JP2746804B2 (ja) 集積回路試験方法および集積回路試験装置
US3783254A (en) Level sensitive logic system
EP0023972B1 (en) A system of functional units for performing logic functions
US6990620B2 (en) Scanning a protocol signal into an IC for performing a circuit operation
US6131171A (en) Process of testing and a process of making circuits
US5450415A (en) Boundary scan cell circuit and boundary scan test circuit
JP3645578B2 (ja) スマート・メモリの組込み自己検査のための装置と方法
JPH0772872B2 (ja) 順序ディジタル論理回路の組み込み自己検査用装置
Franco et al. An experimental chip to evaluate test techniques: chip and experiment design
US7392449B2 (en) Method, apparatus, and computer program product for diagnosing a scan chain failure employing fuses coupled to the scan chain
US20020194565A1 (en) Simultaneous built-in self-testing of multiple identical blocks of integrated circuitry
US9599673B2 (en) Structural testing of integrated circuits
Savir Salvaging test windows in BIST diagnostics
US7168021B2 (en) Built-in test circuit for an integrated circuit device
US5425035A (en) Enhanced data analyzer for use in bist circuitry
EP0151694B1 (en) Logic circuit with built-in self-test function
US6976199B2 (en) AC LSSD/LBIST test coverage enhancement
US7146549B2 (en) Scan-path flip-flop circuit for integrated circuit memory
JPS59173778A (ja) スキヤンパス回路
Kopec et al. Test-per-clock detection, localization and identification of interconnect faults
US6421810B1 (en) Scalable parallel test bus and testing method
JPH04351017A (ja) 信頼性および歩どまりを向上させる論理回路
JP2773148B2 (ja) テスト容易化回路設計方法
Su et al. An I/sub DDQ/based built-in concurrent test technique for interconnects in a boundary scan environment