JPS59171099A - 誤り検出及びフラグ回路をもつ情報メモリ - Google Patents

誤り検出及びフラグ回路をもつ情報メモリ

Info

Publication number
JPS59171099A
JPS59171099A JP58243669A JP24366983A JPS59171099A JP S59171099 A JPS59171099 A JP S59171099A JP 58243669 A JP58243669 A JP 58243669A JP 24366983 A JP24366983 A JP 24366983A JP S59171099 A JPS59171099 A JP S59171099A
Authority
JP
Japan
Prior art keywords
flag
circuit
information
memory
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58243669A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0315216B2 (enrdf_load_stackoverflow
Inventor
ジエ−ムス・ハワ−ド・クライン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPS59171099A publication Critical patent/JPS59171099A/ja
Publication of JPH0315216B2 publication Critical patent/JPH0315216B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
JP58243669A 1982-12-23 1983-12-23 誤り検出及びフラグ回路をもつ情報メモリ Granted JPS59171099A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45252782A 1982-12-23 1982-12-23
US452527 1989-12-18

Publications (2)

Publication Number Publication Date
JPS59171099A true JPS59171099A (ja) 1984-09-27
JPH0315216B2 JPH0315216B2 (enrdf_load_stackoverflow) 1991-02-28

Family

ID=23796807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58243669A Granted JPS59171099A (ja) 1982-12-23 1983-12-23 誤り検出及びフラグ回路をもつ情報メモリ

Country Status (1)

Country Link
JP (1) JPS59171099A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0315216B2 (enrdf_load_stackoverflow) 1991-02-28

Similar Documents

Publication Publication Date Title
US3893071A (en) Multi level error correction system for high density memory
US3568148A (en) Decoder for error correcting codes
CN101273532B (zh) 解码装置及接收装置
JPH02503852A (ja) 多重パス誤り訂正プロセスと積符号のための装置
EP0793174B1 (en) Error detection and correction method and apparatus for computer memory
US3398400A (en) Method and arrangement for transmitting and receiving data without errors
JPH02504339A (ja) ガロア体における乗算器‐加算器及びディジタル信号処理プロセッサにおけるその使用
KR850004675A (ko) 오차교정 및 검출 시스템
US10812109B2 (en) Determination and use of byte error position signals
KR940020501A (ko) 파풀레이션 카운트의 계산장치와 계산 및 누적장치(computer hardware instruction and method for compuring population counts)
US3098994A (en) Self checking digital computer system
US3622984A (en) Error correcting system and method
US3593282A (en) Character-error and burst-error correcting systems utilizing self-orthogonal convolution codes
JPS59171099A (ja) 誤り検出及びフラグ回路をもつ情報メモリ
US3562502A (en) Cellular threshold array for providing outputs representing a complex weighting function of inputs
CN112364985A (zh) 一种基于分布式编码的卷积优化方法
JP2732862B2 (ja) データ伝送試験装置
US8417761B2 (en) Direct decimal number tripling in binary coded adders
US7739323B2 (en) Systems, methods and computer program products for providing a combined moduli-9 and 3 residue generator
US3886520A (en) Checking circuit for a 1-out-of-n decoder
US3140464A (en) Central parity checker operating from and into a data transfer bus
US6343303B1 (en) Method of determining a scaling factor
JP3231811B2 (ja) 行列演算回路
US3310664A (en) Selective signaling apparatus for information handling device
GB1056029A (en) Apparatus for indicating error in digital signals