JPS59170901A - Normal working system detector - Google Patents
Normal working system detectorInfo
- Publication number
- JPS59170901A JPS59170901A JP59027047A JP2704784A JPS59170901A JP S59170901 A JPS59170901 A JP S59170901A JP 59027047 A JP59027047 A JP 59027047A JP 2704784 A JP2704784 A JP 2704784A JP S59170901 A JPS59170901 A JP S59170901A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- normal
- devices
- plural apparatuses
- fault
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B9/00—Safety arrangements
- G05B9/02—Safety arrangements electric
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Testing And Monitoring For Control Systems (AREA)
- Safety Devices In Control Systems (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は、複数個の機器から構成される系においで、機
器の一部に故障が発生した場合、正常である複数の機器
からなるサブ系統であって、サブ系統内の複数の機器の
み全運転するだけで、所定の有用な効果が得られる系統
(以下、正常作動系統と称す)を、自動的に検出する正
常作動系統検出装置に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention provides a subsystem consisting of a plurality of devices that is normal when a failure occurs in some of the devices in a system consisting of a plurality of devices. The present invention relates to a normal operating system detection device that automatically detects a system (hereinafter referred to as a normal operating system) in which a predetermined useful effect can be obtained by only fully operating a plurality of devices within the system.
ここで系と(げ、集積回路、上下水道システム、化学プ
ラットなど、ネットワーク形態をもつ系でめる0
系を構成する複数個の機器のうち、その一部に故障が起
った場合、通常、系全体の運転全中止するのではなく、
系のうちの正常作動系統だけで運転するようにしている
。Here, we refer to systems that have a network configuration, such as integrated circuits, water and sewage systems, and chemical platforms.If a failure occurs in some of the multiple devices that make up the system, , instead of completely stopping the operation of the entire system,
Only the normally operating systems in the system are operated.
従来は、系の系統図および故障機器の報知信号にもとづ
いて、そのつど、人間が正常作動系統を決定(−ていた
が、この従来の人間による決定方法では、多入力多出力
ネットワークのように系が複雑になると、この決定が遅
れたp1決定に誤りが生じたりするばかりでなく、実質
的に決定かできなくなる問題がらった。In the past, humans determined the normally operating system each time based on the system diagram and the notification signal of the faulty device, but this conventional human determination method When the system becomes complicated, not only is there an error in the delayed p1 determination, but there is also a problem that it becomes virtually impossible to make a determination.
本発明は、上記従来技術の問題魚倉解決するためになさ
れたものである。The present invention has been made to solve the problems of the above-mentioned prior art.
以下、実施例によシ、本発明の詳細な説明する。Hereinafter, the present invention will be explained in detail based on examples.
第1図は、本発明の一実施例図である。FIG. 1 is a diagram showing an embodiment of the present invention.
系1を構成する複数の機器のそれぞれに設けられた故障
検出器11は、故障検出信号を処理装置2に出力する。A failure detector 11 provided in each of the plurality of devices constituting the system 1 outputs a failure detection signal to the processing device 2.
メモリ3には、入力装置等によって、あらかじめ、系l
を構成する複数の機器の結合情報が記憶されている。メ
モリ4には、複数の機器からなるサブ系統であって、サ
ブ系統内の複数の機器のみを運転するだけで、所定の有
用な効果が得られるす゛プ系統(以下、作動系統と称す
る)これに含まれる機器が、各作動系統ごとに、あらか
じめ記憶されている。The memory 3 contains information about the system l in advance using an input device or the like.
The combination information of the plurality of devices configuring the is stored. The memory 4 stores a subsystem (hereinafter referred to as an operation system), which is a subsystem consisting of a plurality of devices, in which a predetermined useful effect can be obtained by only operating the plurality of devices in the subsystem. The devices included in the system are stored in advance for each operating system.
処理装置2は、故障検出器11からの故障検出信号、メ
モリ30機器結合情報、メモリ4の作動系統情報にもと
づいて、後に述べる演算処理を行ない、正常作動系統を
算出し、表示装置5に表示する。The processing device 2 performs arithmetic processing, which will be described later, based on the failure detection signal from the failure detector 11, device connection information in the memory 30, and operation system information in the memory 4, calculates a normal operation system, and displays it on the display device 5. do.
以下、第1図の実施例の動作を、第2図から第5図まで
をもちいて説明する。The operation of the embodiment shown in FIG. 1 will be explained below using FIGS. 2 to 5.
x2・・・・・・、xn とする。そして、各機器X、
、X2゜・・・・・・、xnのそれぞれに、故障検出器
11が設けられているものとする。Let x2..., xn. And each device X,
, X2°, .
多入力、多出力である系を見かけ上、1人力、l出力で
ある系におきかえるため、ダミー人力機器す0、ダミー
出力機器b2を仮定し、ダミー人力機器と系のすべて入
力機器とが結合され、系のすべての出力機器とダミー出
力機器とが結合1れているものと仮定する。In order to apparently replace a multi-input, multi-output system with a single-manpower, one-output system, we assume dummy human-powered device 0 and dummy output device b2, and connect the dummy human-powered device to all input devices of the system. It is assumed that all the output devices of the system and the dummy output device are coupled 1.
このような仮定をもとに、第2図に示す表を作シ、入力
装置によシ、メモリ3に、要素C1j(i。Based on these assumptions, the table shown in FIG.
j=1,2.・・・・・・n、n+1.n+2)からな
る結合情報行列Cを、あらかじめ、メモリ3にセットす
る。j=1,2. ......n, n+1. n+2) is set in the memory 3 in advance.
ただし、要素C1Jは1,0いずれかの値をと夛、1の
ときは、機器iと機器jとが結合していることを、0の
ときは、結合していないことを表わす0処理装置2は、
故障検出器11からの故障信号を受けると第3図に示す
601〜607の演算をする。However, element C1J has a value of either 1 or 0, and when it is 1, it means that device i and device j are connected, and when it is 0, it is a 0 processing device that means that they are not connected. 2 is
When a failure signal is received from the failure detector 11, calculations 601 to 607 shown in FIG. 3 are performed.
(1)処理装置2は、故障機器X、から故障信号を受け
ると、メモリ3から第2図に示す行列Cを読み出し、行
列001行の要素C,1,C,2・・・・・・。(1) When the processing device 2 receives a fault signal from the faulty device X, it reads the matrix C shown in FIG. .
Cr (、n+2 )をすべて0に、j列の要素Cl1
lC2j+・・・、C(n+2)、をすべてOにする処
理601(i−行なう0
(2)次に、602に示すM行列を算出する。すなわち
、故障機器X + +ダミー人力機器す5.ダミー出力
機器b2を除<、(nt)個の機器に対して、その機器
に対応する行列Cの行がOでわるかどうか判定する。行
の要素がすべてOの行があれば、その行に対応した列の
要素音ナベてOにする。たとえば11行の要素C111
CI□・・・・・・。Set Cr (, n+2) to all 0, element Cl1 of column j
A process 601 (i-carry out 0) in which all lC2j+..., C(n+2), are set to O (2) Next, calculate the M matrix shown in 602. That is, the faulty equipment X + + dummy human-powered equipment 5. For <, (nt) devices excluding the dummy output device b2, determine whether the row of the matrix C corresponding to the device is divided by O. If there is a row in which all row elements are O, then Set the element note level of the column corresponding to O to O.For example, element C111 in the 11th row
CI□・・・・・・.
C+(n+2)がすべてOであったら、i列の要素CC
,・・・・・・” (n+2)+ ’すべてOにする。If all C+(n+2) are O, element CC of column i
,..." (n+2)+ 'Set all O's.
H+ 2+
このようにするのは、故障機器jに対応するj行および
j列をゼロにしたため、見かけ上、出力機器を表わす情
報となる要素情報をi行列Cから強制的にゼロにして取
り除くためである。H+ 2+ This is done in order to forcibly remove the element information, which apparently represents the output device, from the i matrix C by setting it to zero since the j row and j column corresponding to the failed device j are set to zero. It is.
同様にして、J l (n+1) 7 (”2)列を除
く行列Cの列のうち、任意のi列の要素CII 、c2
1゜・・・、Cい+2)lがすべてOであったら、1行
の要素c、、、c、□、・・・・・・+C1(n+2
)をすべてOにする。Similarly, elements CII, c2 of any i column among the columns of the matrix C excluding the J l (n+1) 7 ("2) column
1゜..., C+2) If all l are O, then the elements of one row are c,..., c, □,...+C1(n+2
) are all set to O.
このようにするのは、故障機器jに対応するj行および
j列をゼロにしたため、見かけ上、入力機器を表わす情
報となる要素情報を、行列Cからゼロにして取り除くた
めである。このようにして行列Cから得られた行列が、
M行列である。The reason for doing this is that since the j row and j column corresponding to the failed device j are set to zero, element information that apparently represents the input device is set to zero and removed from the matrix C. The matrix obtained from matrix C in this way is
It is an M matrix.
(3)次にH行列の算出演算603を行なう0すなわち
、
H−8M1
1=0
を演算する。ここで、mは、行列Mにおいて、行の要素
がすべてOである行を除いた、行の数でおる。また、M
oは、(n+2)次の単位行列を示すものとする。この
演算により、任意の各機器間の結合が算出される。(3) Next, the calculation operation 603 of the H matrix is performed. 0, that is, H-8M1 1=0 is calculated. Here, m is the number of rows in matrix M excluding rows in which all row elements are O. Also, M
It is assumed that o indicates an (n+2)th order unit matrix. Through this calculation, the coupling between arbitrary devices is calculated.
(4)次に、内積計算604を演算する。すなわち、6
03で算出した行列Hの(n+1)行の要素からなる行
ベクトル人と、行列Hの(n+2)の要素からなる列ベ
クトルBの内積ベクトルDD = A ′B= (h(
,4])s h+(・+2)・h(・+X)2゛h2(
n4−2)’ ””” h(n+1)(n+2ビh(・
+2)Cn+2))
を算出する。ただし、11.、は、行列Hのi行J列を
表わすものとする。(4) Next, inner product calculation 604 is calculated. That is, 6
Inner product vector DD = A ′B = (h(
,4])s h+(・+2)・h(・+X)2゛h2(
n4-2)' ”””h(n+1)(n+2bih(・
+2)Cn+2)) is calculated. However, 11. , represents the i-th row and the J-column of the matrix H.
この内積ベクトルDの要素d、’、d2.・・・・・、
do→−2のうち、1となっているすべてのd、を検索
し、d に対応した機器番号iをすべてリストアツブす
る。Elements d,', d2. of this inner product vector D.・・・・・・、
Search for all d's that are 1 among do→-2, and restore all device numbers i corresponding to d.
(5) 次に、このリストアツブされた複数の機器番
号からダミー人力機器番号(n+1)、ダミー出力機器
番号(n+2)を取シ除く処理605を行なう。(5) Next, a process 605 is performed to remove the dummy manual device number (n+1) and the dummy output device number (n+2) from the restored plurality of device numbers.
このようにして、入力機器と出力機器を結ぶサブ系統の
うち、故障機器を含まないすべてのサブ系統(以下、正
常系統と称する)に含まれる機器番号がリストアツブさ
れたことになる。In this way, the device numbers included in all subsystems (hereinafter referred to as normal systems) that do not include a faulty device among the subsystems connecting input devices and output devices are restored.
(6)次に、処理605によって、得られた機器番号の
リストおよび、メモリ3に記憶されている行列Cにもと
づき、故障機器をよまずに、入力機器から出力機器・\
到る正常系統を4出し、その系統の入力機器から出力機
器に到るまでの機器番号を順番にならべて作ったコード
(以下、正常系統コードと称する)を得る。(6) Next, in step 605, based on the list of device numbers obtained and the matrix C stored in the memory 3, the input device is changed to the output device, without reading the failed device.
A code (hereinafter referred to as a normal system code) is obtained by selecting four normal systems and arranging the equipment numbers from the input device to the output device of the system in order.
(7) 次に、処理607で、正常作動系統の算出を
する。すなわち、メモリ4には、あらかじめ、作動系統
の入力機器から出力機器に到るまでの機器番号を順番に
ならべて作ったコード(以下、作動系統コードと称す)
が記憶されている。処理装置2は、正常コードと作動コ
ードとを1比較し、一致したコード、すなわち、正常で
あって、作動可能な正常作動コードを、表示装置5に出
力する。(7) Next, in process 607, a normal operating system is calculated. That is, in the memory 4, a code (hereinafter referred to as an operation system code) created by arranging device numbers in order from the input device to the output device of the operation system is stored in advance.
is memorized. The processing device 2 compares the normal code and the operation code by one, and outputs the matched code, that is, the normal operation code that is normal and operable to the display device 5.
表示装置5は、たとえば、第4図に示す系、電源X1.
主ポンプX2.モータX3.電磁弁X4゜真空ポンプX
5 +減速器X6.電源X7.冷却ボ/プX8からなる
系に対応して、正常作動コードにもとづいて、第5図に
示す表示を行なう。The display device 5 includes, for example, the system shown in FIG. 4, the power supply X1.
Main pump x2. Motor X3. Solenoid valve x4゜vacuum pump x
5 + reducer X6. Power supply X7. Corresponding to the system consisting of the cooling tube X8, the display shown in FIG. 5 is made based on the normal operation code.
すなわち、表示装置5は、メモリ4に記憶されている作
動コードにもとづき、系を構成する機器X、、X2.・
・・・・・、x8および七の結合関係を表示する。That is, the display device 5 displays the devices X, , X2 .・
. . . Displays the connection relationship of x8 and 7.
さらに、正常動作コードにもとづき、正常動作系統を点
線で示しまたように、各系統ごとに異なった色で重ねて
表示する。さらに、故障機器x4゜x6は2重丸で表示
する。Further, based on the normal operation code, the normal operation systems are indicated by dotted lines, and each system is displayed in a different color in an overlapping manner. Furthermore, failed devices x4°x6 are displayed as double circles.
以上説明したごとく本発明によれば、系に故障が発生・
波及した場合の正常作動系統を即座に知ることができ、
系統切換を間違いなく行うことができる。As explained above, according to the present invention, when a failure occurs in the system,
You can immediately know the normal operating system in case of spillover,
System switching can be performed without error.
第1図から第5図は、本発明の説明図である。 3 恒・1図 f2 間 8′ψパ4 1 to 5 are explanatory diagrams of the present invention. 3 Kou・1 diagram f2 interval 8'ψpa 4
Claims (1)
器と、 上記複数の機器間の直接結合の関係を表わす結合情報を
記憶する第1のメモリと、 系のシ゛ブ系統であって、該サブ系統内の機器のみを運
転するだけで、所定の有用な効果が得られる作動系統を
、記憶する第2のメモリと、北記故障検出器、第1およ
び第2のメモリ(こ結合され、上記故障検出器の出力お
よび上記結合情報にもと−5さ、故障機器を含まず、人
力機器から出力機器に到る正常系統を算出し2、該正常
系統と上記作動系統を比較し、一致し7たもののみを出
力する処理装置 からなる正常作動系統検出装置。[Scope of Claims] A failure detector provided in each of a plurality of devices constituting the system; a first memory that stores connection information representing a direct connection relationship between the plurality of devices; and a shivering system of the system. a second memory for storing an operating system in which a predetermined useful effect can be obtained by only operating equipment in the subsystem; a fault detector; and a first and second memory; (Based on the output of the failure detector and the combined information, calculate the normal system from the human-powered equipment to the output equipment, not including the faulty equipment, and calculate the normal system and the operating system. A normal operating system detection device consisting of a processing device that compares and outputs only those that match.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59027047A JPS59170901A (en) | 1984-02-17 | 1984-02-17 | Normal working system detector |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59027047A JPS59170901A (en) | 1984-02-17 | 1984-02-17 | Normal working system detector |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59170901A true JPS59170901A (en) | 1984-09-27 |
JPH0554121B2 JPH0554121B2 (en) | 1993-08-11 |
Family
ID=12210155
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59027047A Granted JPS59170901A (en) | 1984-02-17 | 1984-02-17 | Normal working system detector |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59170901A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62151908A (en) * | 1985-12-25 | 1987-07-06 | Hitachi Ltd | Document edition processor |
JPS6418813A (en) * | 1987-07-14 | 1989-01-23 | Fujitsu Ltd | Automatic power supply control system |
JP2006235890A (en) * | 2005-02-24 | 2006-09-07 | Yokogawa Electric Corp | Operation support system and operation support method |
WO2012128249A1 (en) * | 2011-03-22 | 2012-09-27 | Ntn株式会社 | Method for diagnosing reusability of mechanical component |
JP2012198769A (en) * | 2011-03-22 | 2012-10-18 | Ntn Corp | Reuse determination method of mechanical element component |
JP2012203418A (en) * | 2011-03-23 | 2012-10-22 | Ntn Corp | Method for calculating remaining lifetime of mechanical element component |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54118708A (en) * | 1978-03-08 | 1979-09-14 | Boeicho Gijutsu Kenkyu Honbuch | Communication network control system |
-
1984
- 1984-02-17 JP JP59027047A patent/JPS59170901A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54118708A (en) * | 1978-03-08 | 1979-09-14 | Boeicho Gijutsu Kenkyu Honbuch | Communication network control system |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62151908A (en) * | 1985-12-25 | 1987-07-06 | Hitachi Ltd | Document edition processor |
JPH0456329B2 (en) * | 1985-12-25 | 1992-09-08 | Hitachi Ltd | |
JPS6418813A (en) * | 1987-07-14 | 1989-01-23 | Fujitsu Ltd | Automatic power supply control system |
JP2006235890A (en) * | 2005-02-24 | 2006-09-07 | Yokogawa Electric Corp | Operation support system and operation support method |
JP4600081B2 (en) * | 2005-02-24 | 2010-12-15 | 横河電機株式会社 | Operation support system and operation support method |
WO2012128249A1 (en) * | 2011-03-22 | 2012-09-27 | Ntn株式会社 | Method for diagnosing reusability of mechanical component |
JP2012198769A (en) * | 2011-03-22 | 2012-10-18 | Ntn Corp | Reuse determination method of mechanical element component |
JP2012203418A (en) * | 2011-03-23 | 2012-10-22 | Ntn Corp | Method for calculating remaining lifetime of mechanical element component |
Also Published As
Publication number | Publication date |
---|---|
JPH0554121B2 (en) | 1993-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5270917A (en) | Plant monitoring and control system | |
US4644479A (en) | Diagnostic apparatus | |
TW399167B (en) | Device and method for monitoring the operation of an industrial installation | |
JPS59170901A (en) | Normal working system detector | |
JPH07334382A (en) | Multicontroller system | |
JP3113350B2 (en) | System monitoring method and system monitoring device | |
JP3057551B2 (en) | Alarm signal output device | |
JPH05210529A (en) | Multiprocessor system | |
JPH05233585A (en) | Device abnormality diagnostic method | |
JPH07174890A (en) | Plant control device | |
KR0167155B1 (en) | Method for controlling the camera image of a system for preventing crimes and disasters | |
JPH0662114A (en) | Inter-processor diagnostic processing system | |
JPS62100848A (en) | Signal processor | |
JPH0397396A (en) | Fault diagnosis device for sequence control system | |
JPS5991502A (en) | Process controller | |
JPH061401B2 (en) | Back-up system of control device | |
JP2895172B2 (en) | Process monitoring device | |
JP3511033B2 (en) | Fault tolerant computer equipment | |
JPS58103001A (en) | Process controller | |
JPH0685527B2 (en) | Computer system for power plant monitoring | |
JPH01174097A (en) | Process monitor control system | |
JPS61156438A (en) | Computer control device | |
JPH04215139A (en) | Abnormality detecting mechanism for main storage bus control information | |
JPH06139476A (en) | Fault monitoring system | |
JPS60159901A (en) | Multiplexing control device |