JPS59169213A - Sound volume varying device - Google Patents

Sound volume varying device

Info

Publication number
JPS59169213A
JPS59169213A JP4347483A JP4347483A JPS59169213A JP S59169213 A JPS59169213 A JP S59169213A JP 4347483 A JP4347483 A JP 4347483A JP 4347483 A JP4347483 A JP 4347483A JP S59169213 A JPS59169213 A JP S59169213A
Authority
JP
Japan
Prior art keywords
volume
sound
signal
sound volume
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4347483A
Other languages
Japanese (ja)
Inventor
Eiichi Kumagai
熊谷 「えい」一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4347483A priority Critical patent/JPS59169213A/en
Publication of JPS59169213A publication Critical patent/JPS59169213A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers

Landscapes

  • Control Of Amplification And Gain Control (AREA)

Abstract

PURPOSE:To exclude a volume for sound volume and to obtain a compact and highly reliable sound volume varying device by digitizing the sound volume varying information and storing the digital information to a nonvolatile memory after controlling the information with a sound volume key. CONSTITUTION:A sound volume key 111 is provided on a keyboard 112 for volume control of an alarm sound or an input confirmation sound. The output of the key 111 is applied to a sound volume key control circuit 109 in the form of an ON/OFF signal 110 and converted into a digital sound volume writing signal 108 to be applied to a nonvolatile sound volume memory 107. The signal read out of the memory 107 is applied to a sound volume varying circuit 103 in the form of a digital sound volume reading signal 106 to control the amplitude of a sound signal 102 which is an output of a sound generating circuit 101 and to sound a speaker 105 as an output 104. In such a way, a volume for sound volume can be excluded to obtain a compact and highly reliable sound volume varying device.

Description

【発明の詳細な説明】 本発明は音量可変装置に係り、特に情報処理で使用する
端末装置用の警報音や入力確認音などを発生する回路に
関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a volume variable device, and more particularly to a circuit that generates an alarm sound, an input confirmation sound, etc. for a terminal device used in information processing.

従来のこの種の音量可変装置は、発生音の音量を可変す
る手段としてボリュームを使用しており、このためボリ
ー−ムのための取付スペースや専用配線が必要とな夛、
ボリュームの信頼度が低くこわれやすい等の欠点があっ
た。
Conventional volume control devices of this type use volume as a means of varying the volume of the generated sound, and therefore require installation space and dedicated wiring for the volume.
It had drawbacks such as low volume reliability and easy breakage.

本発明の目的は、前記欠点が除去され、コストが安くて
信頼性の高い音量可変装置を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a volume variable device which eliminates the above-mentioned drawbacks and is inexpensive and reliable.

本発明は、音発生回路と前記音発生回路より出力された
音信号の振幅をデジタル音量読出し信号によって可変で
きる音量可変回路と、前記音量可変回路の出力によって
音を発生させるためのスピーカと、音量を可変するだめ
の1つの0NOFFキーと、前記音量キーのON、OF
F信号をデジタル音量書込み信号に変換する音量キー制
御回路と、デジタル音量書込み信号を記憶し7ておいて
デジタル前景読出信号として出力する不揮発性音量メモ
リとを備えたことを特徴とする音量可変装置にある。
The present invention provides a sound generation circuit, a volume variable circuit that can vary the amplitude of a sound signal output from the sound generation circuit using a digital volume readout signal, a speaker for generating sound by the output of the volume variable circuit, and a volume control circuit that can vary the amplitude of a sound signal output from the sound generation circuit. One 0NOFF key to change the volume and ON/OFF of the volume key.
A volume variable device comprising: a volume key control circuit that converts an F signal into a digital volume write signal; and a nonvolatile volume memory that stores the digital volume write signal and outputs it as a digital foreground read signal. It is in.

次に本発明の実施例について図面を参照して詳細に説明
する。第1図は本発明の実施例の音量可変装置を説明す
るブロック図である。第1図において、本発明の実施例
の音量可変装置は、警報音あるいは入力確認音の音量を
可変するための音量キー111がキーボード112上に
あシ、この音量キー111の出力は、ON OFF信号
110として、音量キー制御回路109へ与えられ、デ
ジタル音量信号(書込み)108に変換されて、不揮発
性音量メモリ107に与えられる。この不揮発性音量メ
モ1,1107よp読みだされた信号は、デジタル音量
信号(読出し)106として、音量可変回路103にあ
たえられ、音発生回路101の出力である音信号102
の振幅を制御し、出力104としてスピーカ105を鳴
らす。音量キー111は、単純々0NOFFキーであれ
ば良く、その出力であるON OFF信号は、たとえば
音量キー111を押している間のみハイレベルになるよ
うな信号とする。音量キー制御回路109は、ON O
FF信号110をたとえば4ピツト(bit)の並列な
デジタル音量信号(書込み)108に変換する。このデ
ジタル音量信号(書込み)108の状態は、不揮発性音
量メモ17107に記憶され、電源をOFFした後、次
に使用する時にも設定状態がその一!ま保たれる。不揮
発性音量メモ17107としては、バッテリバックアッ
プされたコンプリメンタリ・メタル・オキサイド・セミ
コンダクタ(0MO8)のメモリなどが使用できる。不
揮発性音量メモリ107の内容は、常時読み出されてデ
ジタル音量信号(読出し)106として、音量可変回路
103に与えられる。音発生回路101は、マルチバイ
ブレータ等で構成され、音信号102を作シだす。音僅
号102は、音量可変回路103を通過して出力104
となるが、このときデジタル音量信号(読出し)1o6
の制御によって振幅が調整される。
Next, embodiments of the present invention will be described in detail with reference to the drawings. FIG. 1 is a block diagram illustrating a volume variable device according to an embodiment of the present invention. In FIG. 1, the volume variable device according to the embodiment of the present invention has a volume key 111 on a keyboard 112 for varying the volume of an alarm sound or an input confirmation sound, and the output of this volume key 111 is ON/OFF. It is applied as a signal 110 to the volume key control circuit 109, converted to a digital volume signal (write) 108, and applied to the nonvolatile volume memory 107. The signal read out from this non-volatile volume memo 1, 1107 is applied to the volume variable circuit 103 as a digital volume signal (readout) 106, and the sound signal 102 which is the output of the sound generation circuit 101
The amplitude of the signal is controlled, and the speaker 105 is sounded as the output 104. The volume key 111 may simply be a 0NOFF key, and the output ON OFF signal is a signal that remains at a high level only while the volume key 111 is being pressed, for example. The volume key control circuit 109 is ON
The FF signal 110 is converted into a 4-bit parallel digital volume signal (written) 108, for example. The state of this digital volume signal (written) 108 is stored in the non-volatile volume memo 17107, and the set state will remain the same the next time you use it after turning off the power! Yes, it is preserved. As the non-volatile volume memo 17107, a battery-backed complementary metal oxide semiconductor (0MO8) memory or the like can be used. The contents of the nonvolatile volume memory 107 are constantly read out and given to the volume variable circuit 103 as a digital volume signal (readout) 106. The sound generation circuit 101 is composed of a multi-vibrator or the like, and generates a sound signal 102. The sound number 102 passes through a volume variable circuit 103 and is output as an output 104.
However, at this time, the digital volume signal (readout) 1o6
The amplitude is adjusted by controlling .

次に第2図において、第1図の音量可変回路i03の回
路を示す。第2図を参照すると、本回路は、音信号10
2が入力されると、第1の抵抗器201を通シ、バッフ
ァ210に与えられ、出力104を発生する。バッファ
210の入力には、第2.第3.第4.第5の抵抗器2
02,203゜204.205が接続されておplそれ
ぞれ第1゜第2.第3.第4のトランジスタ206,2
07゜208.209によって、接地されている。また
第1のトランジスタ206乃至第4のトランジスタ20
9のベースには、4ビツトの並列な入力端子にデジタル
音量信号(読出し)106が接続されている。ここで、
デジタル音量信号(読出し)106の各端子の電圧レベ
ルの組合せによシ、第1のトランジスタ206乃至第4
のトランジスタ209のON、OFFの組合せが決定さ
れ、第1の抵抗器201と第2の抵抗器202乃至第5
の抵抗器205で構成されるレジスタネットワークによ
って、音信号102の振幅が決定される。
Next, in FIG. 2, the circuit of the volume variable circuit i03 of FIG. 1 is shown. Referring to FIG. 2, the circuit includes a sound signal 10
2 is applied to the buffer 210 through the first resistor 201 and generates the output 104. The input of the buffer 210 includes the second . Third. 4th. Fifth resistor 2
02, 203°, 204, 205 are connected and pl 1st, 2nd, respectively. Third. Fourth transistor 206,2
It is grounded by 07°208.209. Also, the first transistor 206 to the fourth transistor 20
A digital volume signal (readout) 106 is connected to the base of 9 to a 4-bit parallel input terminal. here,
Depending on the combination of voltage levels of each terminal of the digital volume signal (readout) 106, the first to fourth transistors 206 to 4
The combination of ON and OFF of the transistor 209 is determined, and the combination of the first resistor 201 and the second resistor 202 to the fifth resistor 209 is determined.
The amplitude of the sound signal 102 is determined by a resistor network made up of resistors 205 .

次に、第3図によって第1図の音量キー制御回路109
の回路を説明する。第3図を参照すると、本回路は、音
量可変クロック発振回路301のクロック出力302と
、0NOFF信号110がアンドゲート305に入力さ
れ、出力としてカウンタクロック303を発生し、4ビ
ツトカウンタ304のクロック入力としてあたえられる
。4くットカウンタ304の出力1乃至出力4はデジタ
ル音量信号(書込み)108となる。ここで、音量可変
クロック発振回路301は、3乃至10Hz程度の周波
数で発振↓ており、ON OFF信号110が、ハイレ
ベルの間のみ、4ビツトカウンタ304をカウント動作
させ、デジタル音量信号(書込み)108の状態を変化
させ、音量を変化させる。
Next, according to FIG. 3, the volume key control circuit 109 of FIG.
Explain the circuit. Referring to FIG. 3, in this circuit, the clock output 302 of the variable volume clock oscillation circuit 301 and the 0NOFF signal 110 are input to an AND gate 305, which generates a counter clock 303 as an output, and the clock input of a 4-bit counter 304. It is given as Outputs 1 to 4 of the 4-cut counter 304 become a digital volume signal (written) 108. Here, the volume variable clock oscillation circuit 301 oscillates at a frequency of about 3 to 10 Hz, and only while the ON OFF signal 110 is at a high level, the 4-bit counter 304 is operated to count, and the digital volume signal (write) is generated. 108 and changes the volume.

本発明によれば、以上説明したように音量可変情報をデ
ジタルにし、音量キーから音量可変情報を制御し、不揮
発性メモリに記憶することによって、音量用ボリューム
が削除でき、コンパクトな信頼性の高い装置を構成でき
るという効果が得られる。
According to the present invention, as explained above, the volume variable information is digitalized, the volume variable information is controlled from the volume key, and is stored in a non-volatile memory, so that the volume for volume can be deleted, and a compact and highly reliable This provides the advantage that the device can be configured.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の音量可変装置を示すブロッ
ク図、第2図は第1図に示した音量可変回路を示す回路
図、第3図は第1図の音量キー制御回路を示す回路図で
ある。同図において、101・・・・・・音発生回路、
1o2・・・パ°音信号、103・・・・・・音量可変
回路、104・・・・・・出力、105°゛°°°・ス
ピーカ、106・・・・・・デジタル音量信号(読出し
)、107・・・・・・不揮発性音量メモリ、108・
・・・・・デジタル音量信号(書込み)、109・・・
・・・音量キー制御回路、110・・・・・・0NOF
F信号、111・・・・・・音量キー、112・・・・
・・キーボード、201・・・・・・Ro、201乃至
205・・・・・・抵抗器、206乃至209・・・・
・・トランジスタ、210・・・・・・バッファ、30
1・・・・・・音量可変クロック発振回路、302°°
°・バクロツク出力、303・・・・・・カウンタクロ
ック、304・・・・・・4ビツトカウンタ、305・
・。 ・・・アンドゲート。 第2図 佑3図
FIG. 1 is a block diagram showing a volume variable device according to an embodiment of the present invention, FIG. 2 is a circuit diagram showing a volume variable circuit shown in FIG. 1, and FIG. 3 is a circuit diagram showing a volume key control circuit shown in FIG. FIG. In the figure, 101... sound generation circuit;
1o2...Par° sound signal, 103...Volume variable circuit, 104...Output, 105°゛°°°・Speaker, 106...Digital volume signal (readout) ), 107...Non-volatile volume memory, 108.
...Digital volume signal (writing), 109...
...Volume key control circuit, 110...0NOF
F signal, 111...Volume key, 112...
...Keyboard, 201...Ro, 201 to 205...Resistor, 206 to 209...
...Transistor, 210...Buffer, 30
1...Volume variable clock oscillation circuit, 302°°
°・Backclock output, 303...Counter clock, 304...4-bit counter, 305...
・. ...and gate. Figure 2 and Figure 3

Claims (1)

【特許請求の範囲】[Claims] 音信号を発生する音発生回路と、前記音発生回路から出
力された音信号の振幅をデジタル音量読出し信号によっ
て可変できる音量可変回路と、前記音量可変回路の出力
によって音を発生させるスピーカと、音量を可変するた
めのキーと、前記キーからの0NOFF信号をデジタル
音量書込み信号に変換する音量キー制御回路と、前記デ
ジタル音量書込み信号を記憶しておいて前記デジタル音
量読出し信号として出力する不揮発性音量メモリとを備
えだことを特徴とする音量可変装置。
A sound generation circuit that generates a sound signal, a volume variable circuit that can vary the amplitude of the sound signal output from the sound generation circuit using a digital volume readout signal, a speaker that generates sound by the output of the volume variable circuit, and a volume control circuit. a volume key control circuit that converts the 0NOFF signal from the key into a digital volume write signal, and a nonvolatile volume that stores the digital volume write signal and outputs it as the digital volume read signal. A volume variable device characterized by being equipped with a memory.
JP4347483A 1983-03-16 1983-03-16 Sound volume varying device Pending JPS59169213A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4347483A JPS59169213A (en) 1983-03-16 1983-03-16 Sound volume varying device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4347483A JPS59169213A (en) 1983-03-16 1983-03-16 Sound volume varying device

Publications (1)

Publication Number Publication Date
JPS59169213A true JPS59169213A (en) 1984-09-25

Family

ID=12664715

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4347483A Pending JPS59169213A (en) 1983-03-16 1983-03-16 Sound volume varying device

Country Status (1)

Country Link
JP (1) JPS59169213A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63306706A (en) * 1987-06-09 1988-12-14 Oki Electric Ind Co Ltd Electronic variable resistor control system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5679507A (en) * 1979-12-03 1981-06-30 Matsushita Electric Ind Co Ltd Digital type level setting device
JPS5750112A (en) * 1980-09-09 1982-03-24 Toshiba Corp Amplitude controller
JPS57147307A (en) * 1981-03-06 1982-09-11 Matsushita Electric Ind Co Ltd Sound volume controller

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5679507A (en) * 1979-12-03 1981-06-30 Matsushita Electric Ind Co Ltd Digital type level setting device
JPS5750112A (en) * 1980-09-09 1982-03-24 Toshiba Corp Amplitude controller
JPS57147307A (en) * 1981-03-06 1982-09-11 Matsushita Electric Ind Co Ltd Sound volume controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63306706A (en) * 1987-06-09 1988-12-14 Oki Electric Ind Co Ltd Electronic variable resistor control system

Similar Documents

Publication Publication Date Title
US4327360A (en) Alarm device responsive to movement of protected object, power source condition and alarm ground path
KR960020510A (en) Line length decoder
KR910015999A (en) Semiconductor memory device
EP0766251A3 (en) Semiconducteur memory device having extended margin in latching input signal
JPS59169213A (en) Sound volume varying device
JPH05324179A (en) Input device for hand-written data
JP2939559B2 (en) Initialization method of digital temperature compensated oscillator
JPS61210599A (en) Electronic equipment with sound recording function
KR920001534A (en) Semiconductor memory device
JPH0330876Y2 (en)
JPS58218677A (en) Electronic timepiece having voice storing function
JPH05720B2 (en)
JPS6072400A (en) Sounding body driving device
JPS5866893A (en) Alarm time piece with sound recording function
JPS59147337U (en) Tuner's viewing device
JPS6390098A (en) Recorder
JPS59162692U (en) Electronic clock alarm device
KR910014854A (en) Portable electronics
JPH0279494U (en)
JPH0660898U (en) Melody generation circuit
KR970007907A (en) Memory built-in cassette player unit and cassette tape copy method that can be copied
JPS60112294U (en) music synthesizer
JPH0528796A (en) Semiconductor device
KR920000047A (en) Sound data output circuit
JPH0546200A (en) Speech recording and reproduction device