JPS59158111A - Demodulation circuit - Google Patents

Demodulation circuit

Info

Publication number
JPS59158111A
JPS59158111A JP3134283A JP3134283A JPS59158111A JP S59158111 A JPS59158111 A JP S59158111A JP 3134283 A JP3134283 A JP 3134283A JP 3134283 A JP3134283 A JP 3134283A JP S59158111 A JPS59158111 A JP S59158111A
Authority
JP
Japan
Prior art keywords
output
circuit
signal
demodulation
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3134283A
Other languages
Japanese (ja)
Inventor
Junichi Hikita
純一 疋田
Shigeyoshi Hayashi
林 成嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP3134283A priority Critical patent/JPS59158111A/en
Publication of JPS59158111A publication Critical patent/JPS59158111A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D5/00Circuits for demodulating amplitude-modulated or angle-modulated oscillations at will

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Superheterodyne Receivers (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

PURPOSE:To perform AM and FM demodulation without switching time constants nor using and changeover switch by converting the frequencies of an AM and an FM signal to the same intermediate frequency, and installing a phase-locked loop which is locked at the intermediate frequency. CONSTITUTION:The AM and FM signals are converted to the intermediate frequency f0 and then amplified by an amplification part 6 and supplied to the common phase-locked loop 14 constituting a demodulation circuit. An FM demodulation output appears at the output side of a filter 18 and is supplied to a frequency mixer circuit 12 for the FM signal. On the other hand, it is passed through a filter 24 to obtain a sensor output. The output of a VCO20 is delayed by pi/2 through a phase circuit 26 and inputted to a synchronous AM detecting circuit 28 together with the output of the amplification part 6, obtaining an AM demodulation output S0. The output S0 is supplied to a mixer circuit 4 as an automatic gain adjustment signal.

Description

【発明の詳細な説明】 この発明はAM信号及びFM信号を復調する復調回路に
係り、特に、AM信号及びFM信号の中間周波数を同一
にし、共通の位相同期ループを用いたものに関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a demodulation circuit that demodulates an AM signal and an FM signal, and particularly relates to a demodulation circuit that makes the intermediate frequencies of the AM signal and the FM signal the same and uses a common phase-locked loop.

従来、AM信号又はFM信号を復調する場合において、
位相同期ループ(PLL)で構成される復調回路では、
AM信号及びFM信号毎に復調回路を設置し、又は、A
M信号及びFM信号の復調を可能にした共通の復調回路
を設置している。前者のように、AM−、FM専用の復
調回路を個別に構成した場合、構成の複雑化とともに装
置の価格が高くなる欠点がある。また、後者のように共
通の復調回路を設置した場合には、フィルタ及び電圧制
御発振器の時定数をスイッチによって切換えることが必
要となる。このような時定数の切換えは、スイッチの浮
遊容量による誤差を生じるとともに、信頼性に乏しい等
の欠点がある。
Conventionally, when demodulating an AM signal or FM signal,
In a demodulation circuit composed of a phase-locked loop (PLL),
Install a demodulation circuit for each AM signal and FM signal, or
A common demodulation circuit is installed that enables demodulation of M and FM signals. If demodulation circuits dedicated to AM- and FM are configured separately as in the former case, there is a drawback that the configuration becomes complicated and the price of the device increases. Further, when a common demodulation circuit is installed as in the latter case, it is necessary to change the time constants of the filter and the voltage controlled oscillator using a switch. Such switching of the time constant causes errors due to stray capacitance of the switch, and has drawbacks such as poor reliability.

この発明は、AM信号及びFM信号の周波数を同一の中
間周波数に変更し、この中間周波数に同期する位相同期
ループを設置し、従来のような時定数の切換え及び切換
スイッチを伴うことなくAM・FM復調を行なえるよう
にした復調回路の提供を目的とする。
This invention changes the frequencies of AM and FM signals to the same intermediate frequency, installs a phase-locked loop that synchronizes with this intermediate frequency, and eliminates the need for time constant switching and changeover switches as in the past. An object of the present invention is to provide a demodulation circuit capable of performing FM demodulation.

この発明は、AM信号の中間周波数と同一の中間周波数
に設定されたFM信号を復調する位相同期ループと、こ
の位相同期ループをループ内に含み前記AM信号を復調
する同期AM復調ループとを具備したことを特徴とする
The present invention includes a phase-locked loop that demodulates an FM signal set to the same intermediate frequency as the intermediate frequency of the AM signal, and a synchronous AM demodulation loop that includes this phase-locked loop in the loop and demodulates the AM signal. It is characterized by what it did.

以下、この発明の実施例を図面を参照して詳細に説明す
る。
Embodiments of the present invention will be described in detail below with reference to the drawings.

図はこの発明の復調回路の実施例を示している。The figure shows an embodiment of the demodulation circuit of the present invention.

アンテナ2に受信されたAM信号は、周波数変換手段と
しての周波数ミキサ回路4を介して中間周波数foに変
換された後、中間周波数増幅部(IF)6で増幅される
。また、アンテナ8に受信されたFM信号は、周波数変
換手段としての周波数ミキサ回路10.12を介して前
記中間周波増幅部6に入力されている。この実施例の場
合、FM信号の中間周波数への抵抗は二つの周波数ミキ
サ回路10.12で構成したか、周波数ミキサ回路12
は分周回路を併用して中間周波数foに変更するように
しても良い。
The AM signal received by the antenna 2 is converted to an intermediate frequency fo via a frequency mixer circuit 4 serving as a frequency conversion means, and then amplified by an intermediate frequency amplification section (IF) 6. Further, the FM signal received by the antenna 8 is input to the intermediate frequency amplification section 6 via a frequency mixer circuit 10.12 as a frequency conversion means. In this embodiment, the resistance to the intermediate frequency of the FM signal is constituted by two frequency mixer circuits 10.12, or the frequency mixer circuit 12.
may be changed to the intermediate frequency fo using a frequency dividing circuit.

そして、中間周波増幅部6で増幅されたAM信号、又は
FM信号は復調回路を構成する共通の位相同期ループ1
4に与えられる。即ち、この位相同期ループ14は位相
比較器16、フィルタ18及び電圧制御発振器20で構
成され、位相比較器16には電圧制御発振器20の出力
か帰還されている。この位相同期ループ14のフィルタ
18の出力側にはFM復調出力が取出され、このFM9
fi調出力は抵出力2を介してFM信号の周波数ミキサ
回路12の極部発振部に周波数制御信号として与えられ
る。また、この復調出力はフィルタ回路24を介して周
波数foの位置を制御するための一センサ出力となる。
Then, the AM signal or FM signal amplified by the intermediate frequency amplification section 6 is transmitted to a common phase-locked loop 1 constituting a demodulation circuit.
given to 4. That is, this phase locked loop 14 is composed of a phase comparator 16, a filter 18, and a voltage controlled oscillator 20, and the output of the voltage controlled oscillator 20 is fed back to the phase comparator 16. The FM demodulation output is taken out to the output side of the filter 18 of this phase-locked loop 14, and this FM9
The fi-tuned output is given as a frequency control signal to the extreme oscillation part of the frequency mixer circuit 12 for the FM signal via the resistor output 2. Further, this demodulated output becomes one sensor output for controlling the position of the frequency fo via the filter circuit 24.

また、電圧制御発振器20の出力側には、その出力信号
の移相をπ/2だけ遅延させる移相回路26が設置され
、この移相回路26の出力信号は前記中間周波増幅部6
の中間周波数信号とともに同期AM検波回路28に入力
され、この同期AM検波回路28からAM復復調出力S
外得られる。
Further, a phase shift circuit 26 is installed on the output side of the voltage controlled oscillator 20 to delay the phase shift of the output signal by π/2, and the output signal of this phase shift circuit 26 is transmitted to the intermediate frequency amplification section 6.
is input to the synchronous AM detection circuit 28 together with the intermediate frequency signal of , and the AM demodulation output S
You can get it outside.

即ち、前記位相同期ループ14、移相回路26及び同期
AM検波回路28によってAMM調回路としての同期A
MM調ループ30が構成されている。
That is, the phase-locked loop 14, the phase shift circuit 26, and the synchronous AM detection circuit 28 function as an AMM modulation circuit.
An MM tone loop 30 is configured.

Alvi復調出力Soはフィルタ32を介して、前記周
波数ミキサ回路4に自動ゲイン調整信号として与えられ
る。また、このAM復調出力Soは、フィルタ34を介
して前記フィルタ回路24の出力とともにAND回路3
6に与えられ、このAND回路36の出力端子38に発
生する出力は、オートチューニング回路の同調制御信号
として用いられる。オートチューニング回路には同調回
路のバリコンをサーボ制御によって回転させる方式と、
バリスタの電圧を可変して所望の周波数に同調させる方
式とがあるが、AND回路36の出力はこれらの方式の
制御信号に用いることができる。
The Alvi demodulated output So is given to the frequency mixer circuit 4 as an automatic gain adjustment signal via a filter 32. Further, this AM demodulated output So is passed through a filter 34 to an AND circuit 3 together with the output of the filter circuit 24.
6, and the output generated at the output terminal 38 of this AND circuit 36 is used as a tuning control signal for the autotuning circuit. The auto-tuning circuit includes a system in which the variable capacitor of the tuning circuit is rotated by servo control,
There is a method of tuning the varistor voltage to a desired frequency by varying the voltage of the varistor, and the output of the AND circuit 36 can be used as a control signal for these methods.

以上説明した構成によれば、AM信号及びFM信号の周
波数を同一の中間周波数に変更し、復調回路の基本回路
を構成する位相同期ループ14を共用化したので、AM
信号の受信時には、位相同期ループ14の出力を同期周
波数f、の確認に用い、同期AM検波回路28の出力を
AMM調出力として用いている。また、FM信号の受信
時には、位相同期ループ14をFM復調回路とし、同期
AM検波回路28のループを信号強度の検出回路に用い
る。
According to the configuration described above, the frequencies of the AM signal and the FM signal are changed to the same intermediate frequency, and the phase-locked loop 14 constituting the basic circuit of the demodulation circuit is shared.
When receiving a signal, the output of the phase-locked loop 14 is used to confirm the synchronous frequency f, and the output of the synchronous AM detection circuit 28 is used as an AMM modulation output. Further, when receiving an FM signal, the phase-locked loop 14 is used as an FM demodulation circuit, and the loop of the synchronous AM detection circuit 28 is used as a signal strength detection circuit.

このようにAM信号及びFM信号の復調について、中間
周波数を同一化することにより、AM・FM復調回路の
基本ループを共用化したので、各AM−FM復調回路を
共通のブロックとして構成でき、構成の簡略化を図るこ
とができる。特に、AM信号及びFM信号の復調につい
て、従来のようなフィルタ又は電圧制御発振器に接続さ
れるコンデンサ等の切換えによる時定数の変更を伴わな
いので切換スイッチが不要になり、スイッチの浮遊によ
る誤差の発生を防止できるとともに、復調の信頼性を高
めることができる。また、このような構成によれば、オ
ートチューニング回路において、ストップ信号の入力信
号強度に対する追従性が高く、これはAM信号の復調時
において顕著である。
In this way, by making the intermediate frequencies the same for AM signal and FM signal demodulation, the basic loop of the AM/FM demodulation circuit is shared, so each AM-FM demodulation circuit can be configured as a common block, and the configuration can be simplified. In particular, for demodulating AM and FM signals, there is no need to change the time constant by switching the filter or capacitor connected to the voltage controlled oscillator, as in the case of conventional methods, eliminating the need for a changeover switch and reducing errors caused by floating switches. This can be prevented and the reliability of demodulation can be improved. Further, with such a configuration, the auto-tuning circuit has a high ability to follow the input signal strength of the stop signal, which is noticeable during demodulation of an AM signal.

以上説明したようにこの発明によれば、AM信号の復調
とFM信号の復調に共通の位相同期ループを用いている
ので、その簡略化を図ることができるとともに、フィル
タ又は電圧制御発振器の時定数切換が不要になり、復調
の信頼性の向上を図ることができる。
As explained above, according to the present invention, a common phase-locked loop is used for demodulating AM signals and demodulating FM signals. Switching becomes unnecessary, and the reliability of demodulation can be improved.

【図面の簡単な説明】[Brief explanation of drawings]

図はこの発明の復調回路の実施例を示すブロック図であ
る。 6・・・中間周波増幅部、14・・・位相同期ループ、
26・・・移相回路、30・・・同期AM(夏言周ル−
フ゛。
The figure is a block diagram showing an embodiment of the demodulation circuit of the present invention. 6... Intermediate frequency amplification section, 14... Phase locked loop,
26... Phase shift circuit, 30... Synchronous AM (Xiagen Shu rule)
F.

Claims (1)

【特許請求の範囲】[Claims] AM信号の中間周波数と同一の中間周波数に設定された
FM信号を復調する位相同期ループと、この位相同期ル
ープをループ内に含み前記AM信号を復調する同期AM
復調ループとを具備したことを特徴とする復調回路。
A phase-locked loop that demodulates an FM signal set to the same intermediate frequency as the intermediate frequency of the AM signal, and a synchronous AM that includes this phase-locked loop in the loop and demodulates the AM signal.
A demodulation circuit characterized by comprising a demodulation loop.
JP3134283A 1983-02-25 1983-02-25 Demodulation circuit Pending JPS59158111A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3134283A JPS59158111A (en) 1983-02-25 1983-02-25 Demodulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3134283A JPS59158111A (en) 1983-02-25 1983-02-25 Demodulation circuit

Publications (1)

Publication Number Publication Date
JPS59158111A true JPS59158111A (en) 1984-09-07

Family

ID=12328555

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3134283A Pending JPS59158111A (en) 1983-02-25 1983-02-25 Demodulation circuit

Country Status (1)

Country Link
JP (1) JPS59158111A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61156906A (en) * 1984-12-27 1986-07-16 Matsushita Electric Ind Co Ltd Receiver

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61156906A (en) * 1984-12-27 1986-07-16 Matsushita Electric Ind Co Ltd Receiver

Similar Documents

Publication Publication Date Title
US4654884A (en) Radio receiver with switching circuit for elimination of intermodulation interference
SE438393B (en) RECEIVER FOR COMPATIBLE AM STEREO SIGNALS
JPS6330813B2 (en)
DK163622C (en) VOTING SYSTEM FOR AUTOMATIC VOTING OF A TUNER IN A TELEVISION RECEIVER
US4163259A (en) Windowed tuning system with synchronous detector
JP3037352B2 (en) Satellite radio receiver
JPS59158111A (en) Demodulation circuit
CA1259661A (en) Am stereo signal decoder
EP0595976B1 (en) Am receiver
JPS5924191Y2 (en) Synthesizer-receiver AFC circuit
JPS5883446A (en) Receiver
JPS639153Y2 (en)
JPH0156580B2 (en)
US3982198A (en) Oscillators
JP2540819B2 (en) Receiving machine
JPS5881341A (en) Receiver
JPS5871736A (en) Receiver
JPS6157740B2 (en)
JPH0436484B2 (en)
SU1095359A1 (en) Device for automatic tuning of oscillatory circuit
JPH0246129Y2 (en)
JPS6035302Y2 (en) automatic tuning circuit
SU1381729A1 (en) Phase-telegraph signal demodulator
KR0150119B1 (en) Free-running frequency drift compensating apparatus
JPS637022A (en) Phase locked oscillator