JPS59148947A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS59148947A
JPS59148947A JP58023265A JP2326583A JPS59148947A JP S59148947 A JPS59148947 A JP S59148947A JP 58023265 A JP58023265 A JP 58023265A JP 2326583 A JP2326583 A JP 2326583A JP S59148947 A JPS59148947 A JP S59148947A
Authority
JP
Japan
Prior art keywords
instruction
register
machine language
instructions
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58023265A
Other languages
English (en)
Japanese (ja)
Other versions
JPH024009B2 (cg-RX-API-DMAC7.html
Inventor
Hideyuki Takagi
英行 高木
Naosuke Haruna
春名　修介
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58023265A priority Critical patent/JPS59148947A/ja
Publication of JPS59148947A publication Critical patent/JPS59148947A/ja
Publication of JPH024009B2 publication Critical patent/JPH024009B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP58023265A 1983-02-14 1983-02-14 デ−タ処理装置 Granted JPS59148947A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58023265A JPS59148947A (ja) 1983-02-14 1983-02-14 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58023265A JPS59148947A (ja) 1983-02-14 1983-02-14 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS59148947A true JPS59148947A (ja) 1984-08-25
JPH024009B2 JPH024009B2 (cg-RX-API-DMAC7.html) 1990-01-25

Family

ID=12105764

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58023265A Granted JPS59148947A (ja) 1983-02-14 1983-02-14 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS59148947A (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0668941U (ja) * 1993-03-12 1994-09-27 西川ゴム工業株式会社 ウエザーストリップ組付用クリップ

Also Published As

Publication number Publication date
JPH024009B2 (cg-RX-API-DMAC7.html) 1990-01-25

Similar Documents

Publication Publication Date Title
US4648034A (en) Busy signal interface between master and slave processors in a computer system
US4794524A (en) Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit
US4729094A (en) Method and apparatus for coordinating execution of an instruction by a coprocessor
US4715013A (en) Coprocessor instruction format
US4745547A (en) Vector processing
JPH1091443A (ja) 情報処理回路、マイクロコンピュータ及び電子機器
US4731736A (en) Method and apparatus for coordinating execution of an instruction by a selected coprocessor
US4750110A (en) Method and apparatus for executing an instruction contingent upon a condition present in another data processor
CN102508635A (zh) 一种处理器装置及其循环处理方法
JPH0496825A (ja) データ・プロセッサ
US5021991A (en) Coprocessor instruction format
JPH04260930A (ja) データ処理装置
JPH01119828A (ja) マイクロプロセッサ
EP0525831B1 (en) Method and apparatus for enabling a processor to coordinate with a coprocessor in the execution of an instruction which is in the intruction stream of the processor.
US4821231A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
US4914578A (en) Method and apparatus for interrupting a coprocessor
US4758950A (en) Method and apparatus for selectively delaying an interrupt of a coprocessor
JPH04260927A (ja) データ処理装置
JPH0319986B2 (cg-RX-API-DMAC7.html)
JPS6212529B2 (cg-RX-API-DMAC7.html)
US4994961A (en) Coprocessor instruction format
JPS59148947A (ja) デ−タ処理装置
US4758978A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JPH0512751B2 (cg-RX-API-DMAC7.html)
JPH04260926A (ja) ビット検索回路及びそれを備えたデータ処理装置