JPS5914770B2 - デ−タ処理装置 - Google Patents
デ−タ処理装置Info
- Publication number
- JPS5914770B2 JPS5914770B2 JP51059723A JP5972376A JPS5914770B2 JP S5914770 B2 JPS5914770 B2 JP S5914770B2 JP 51059723 A JP51059723 A JP 51059723A JP 5972376 A JP5972376 A JP 5972376A JP S5914770 B2 JPS5914770 B2 JP S5914770B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- storage
- register
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
- G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
- G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
- Debugging And Monitoring (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/587,936 US3999052A (en) | 1975-06-18 | 1975-06-18 | Upper bounds address checking system for providing storage protection for a digital data processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS522227A JPS522227A (en) | 1977-01-08 |
| JPS5914770B2 true JPS5914770B2 (ja) | 1984-04-06 |
Family
ID=24351784
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51059723A Expired JPS5914770B2 (ja) | 1975-06-18 | 1976-05-25 | デ−タ処理装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US3999052A (show.php) |
| JP (1) | JPS5914770B2 (show.php) |
| DE (1) | DE2625113C2 (show.php) |
| FR (1) | FR2315146A1 (show.php) |
| GB (1) | GB1523005A (show.php) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1536853A (en) | 1975-05-01 | 1978-12-20 | Plessey Co Ltd | Data processing read and hold facility |
| US4133028A (en) * | 1976-10-01 | 1979-01-02 | Data General Corporation | Data processing system having a cpu register file and a memory address register separate therefrom |
| DE2842548A1 (de) * | 1978-09-29 | 1980-04-10 | Siemens Ag | Programmierbare speicherschutzlogik fuer mikroprozessorsysteme |
| US4430711A (en) | 1980-05-30 | 1984-02-07 | Signetics Corporation | Central processing unit |
| US4627017A (en) * | 1980-10-22 | 1986-12-02 | International Business Machines Corporation | Address range determination |
| JPS58149548A (ja) * | 1982-03-02 | 1983-09-05 | Hitachi Ltd | メモリ制御方式 |
| US4592005A (en) * | 1982-07-06 | 1986-05-27 | Sperry Corporation | Masked arithmetic logic unit |
| GB2127994B (en) * | 1982-09-29 | 1987-01-21 | Apple Computer | Memory management unit for digital computer |
| JPS59125462A (ja) * | 1982-12-30 | 1984-07-19 | Fujitsu Ltd | ボリユ−ム管理情報の保護方式 |
| US5101370A (en) * | 1990-07-26 | 1992-03-31 | Unisys Corporation | Programmable digital accumulate and scale circuit |
| EP0555382B1 (en) * | 1990-11-02 | 1996-03-27 | Analog Devices, Inc. | Address generator for circular buffer |
| US5623621A (en) * | 1990-11-02 | 1997-04-22 | Analog Devices, Inc. | Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer |
| US5787492A (en) * | 1996-04-09 | 1998-07-28 | International Business Machines Corporation | Address limit check apparatus with conditional carry logic |
| US5949972A (en) * | 1996-08-23 | 1999-09-07 | Compuware Corporation | System for memory error checking in an executable |
| US6583945B1 (en) | 1998-10-30 | 2003-06-24 | Iomega Corporation | Method for irreversibly write-securing a magnetic storage cartridge |
| JP2001022637A (ja) * | 1999-07-07 | 2001-01-26 | Fujitsu Ltd | メモリ制御装置及び情報処理装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB986929A (en) * | 1961-06-08 | 1965-03-24 | Decca Ltd | Improvements in or relating to data processing apparatus |
| US3639912A (en) * | 1969-04-16 | 1972-02-01 | Honeywell Inf Systems | Management control subsystem for multiprogrammed data processing system |
| DE2222195A1 (de) * | 1972-05-05 | 1973-11-22 | Siemens Ag | Anordnung zur verarbeitung von operanden von programmen |
| US3863061A (en) * | 1973-08-16 | 1975-01-28 | Us Navy | Alu with end-around carry derived from auxiliary unit |
-
1975
- 1975-06-18 US US05/587,936 patent/US3999052A/en not_active Expired - Lifetime
-
1976
- 1976-05-05 GB GB18383/76A patent/GB1523005A/en not_active Expired
- 1976-05-06 FR FR7614184A patent/FR2315146A1/fr active Granted
- 1976-05-25 JP JP51059723A patent/JPS5914770B2/ja not_active Expired
- 1976-06-04 DE DE2625113A patent/DE2625113C2/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE2625113C2 (de) | 1984-01-05 |
| US3999052A (en) | 1976-12-21 |
| FR2315146A1 (fr) | 1977-01-14 |
| DE2625113A1 (de) | 1976-12-30 |
| GB1523005A (en) | 1978-08-31 |
| USB587936I5 (show.php) | 1976-03-23 |
| JPS522227A (en) | 1977-01-08 |
| FR2315146B1 (show.php) | 1979-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5914770B2 (ja) | デ−タ処理装置 | |
| US3723715A (en) | Fast modulo threshold operator binary adder for multi-number additions | |
| US4144562A (en) | System and method for increasing microprocessor output data rate | |
| US3760369A (en) | Distributed microprogram control in an information handling system | |
| US4021655A (en) | Oversized data detection hardware for data processors which store data at variable length destinations | |
| US4086626A (en) | Microprocessor system | |
| US4037213A (en) | Data processor using a four section instruction format for control of multi-operation functions by a single instruction | |
| US4225934A (en) | Multifunctional arithmetic and logic unit in semiconductor integrated circuit | |
| EP0075745B1 (en) | Method and apparatus for division | |
| US3984813A (en) | Microprocessor system | |
| JP2983542B2 (ja) | 処理高速化装置 | |
| JP3183669B2 (ja) | 可変長の文字ストリング用のプロセッサ | |
| US5757685A (en) | Data processing system capable of processing long word data | |
| US4503511A (en) | Computing system with multifunctional arithmetic logic unit in single integrated circuit | |
| US4065666A (en) | Multiply-divide unit | |
| US4217657A (en) | Floating point arithmetic control | |
| US3648246A (en) | Decimal addition employing two sequential passes through a binary adder in one basic machine cycle | |
| JPS6227412B2 (show.php) | ||
| EP0298418B1 (en) | Virtual computer system | |
| US4224668A (en) | Control store address generation logic for a data processing system | |
| US3260840A (en) | Variable mode arithmetic circuits with carry select | |
| US3343138A (en) | Data processor employing double indexing | |
| US3319228A (en) | Digital storage register transfer apparatus | |
| US3863061A (en) | Alu with end-around carry derived from auxiliary unit | |
| GB1378144A (en) | Data processing arrangements |