JPS59147348U - portable transceiver - Google Patents

portable transceiver

Info

Publication number
JPS59147348U
JPS59147348U JP2103984U JP2103984U JPS59147348U JP S59147348 U JPS59147348 U JP S59147348U JP 2103984 U JP2103984 U JP 2103984U JP 2103984 U JP2103984 U JP 2103984U JP S59147348 U JPS59147348 U JP S59147348U
Authority
JP
Japan
Prior art keywords
frequency divider
reference signal
multiplier
output
oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2103984U
Other languages
Japanese (ja)
Inventor
小口 紀久雄
両角 伸治
Original Assignee
セイコーエプソン株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by セイコーエプソン株式会社 filed Critical セイコーエプソン株式会社
Priority to JP2103984U priority Critical patent/JPS59147348U/en
Publication of JPS59147348U publication Critical patent/JPS59147348U/en
Pending legal-status Critical Current

Links

Landscapes

  • Transceivers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のトランシーバ−におけるフェーズロック
ドループ回路および送受信主要回路の系統図、第2図は
本考案のトランシーバ−におけるフェーズロックドルー
プ回路および送受信主要回路の系統図である。 22・・・基準源信号発振器、25・・・位相比較器、
27・・・電圧制御発振器、3θ・・・プログラマブル
カウンタ、35・・・搬送波増幅器、36・・・変調器
、38・・・空中線。
FIG. 1 is a system diagram of a phase-locked loop circuit and main transmitting/receiving circuits in a conventional transceiver, and FIG. 2 is a system diagram of a phase-locked loop circuit and main transmitting/receiving circuits in a transceiver of the present invention. 22... Reference source signal oscillator, 25... Phase comparator,
27... Voltage controlled oscillator, 3θ... Programmable counter, 35... Carrier wave amplifier, 36... Modulator, 38... Antenna.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] フェーズロックドループ回路を用いたトランシーバ−に
おいて、前記フェーズロックドループ回路は基準源信号
発振器、基準信号第一分周器、基準信号第二分周器、位
相比較器、帯域濾波器、プログラマブルカウンタ、周波
数変換器、送受切換スイッチ、逓倍器、低録濾波器、電
圧制御発振器よりなり、前記基準信号第一分周器は17
3分周器より構成され、前記基準信号第二分周器は17
2分周器より構成され、前記基準信号発振器の出力は前
記基準信号第一分周器と前記逓倍器にそれぞれ入力し、
前記送受切換スイッチは前記逓倍器出力と水晶発振器の
出力とを切換え、受信時に前記逓倍器の出力゛を前記送
受切換スイッチにより前記周波数変換器に入力しさらに
前記帯域濾波器、前記プログラマブルカウンタ、前記位
相比較器、前記低域濾波器を通過して前記電圧制御発振
器に入力することを特徴とする携帯用トランシーバ−0
In a transceiver using a phase-locked loop circuit, the phase-locked loop circuit includes a reference source signal oscillator, a reference signal first frequency divider, a reference signal second frequency divider, a phase comparator, a bandpass filter, a programmable counter, a frequency It consists of a converter, a transmission/reception selector switch, a multiplier, a low recording filter, and a voltage controlled oscillator, and the reference signal first frequency divider is 17
The reference signal second frequency divider is composed of a 17 frequency divider.
2 frequency divider, the output of the reference signal oscillator is input to the reference signal first frequency divider and the multiplier, respectively;
The transmission/reception changeover switch switches between the output of the multiplier and the output of the crystal oscillator, and upon reception, the output of the multiplier is inputted to the frequency converter by the transmission/reception changeover switch. A portable transceiver-0 characterized in that the input signal passes through a phase comparator and the low-pass filter and is input to the voltage controlled oscillator.
JP2103984U 1984-02-16 1984-02-16 portable transceiver Pending JPS59147348U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2103984U JPS59147348U (en) 1984-02-16 1984-02-16 portable transceiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2103984U JPS59147348U (en) 1984-02-16 1984-02-16 portable transceiver

Publications (1)

Publication Number Publication Date
JPS59147348U true JPS59147348U (en) 1984-10-02

Family

ID=30152170

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2103984U Pending JPS59147348U (en) 1984-02-16 1984-02-16 portable transceiver

Country Status (1)

Country Link
JP (1) JPS59147348U (en)

Similar Documents

Publication Publication Date Title
JPS58112979U (en) A device that controls the phase of the carrier wave and sideband waves generated by a transmitter.
JPS59147348U (en) portable transceiver
GB1514433A (en) Balanced dual output mixer circuit
JPS58125435U (en) transmitter
JPS6022039U (en) FM transmitter
JPS6019251U (en) FM transmitter/receiver
JPS6082847U (en) synthesizer radio
JPS599659U (en) Simultaneous transmitting and receiving device
JPS59154965U (en) RF modulator
JPS5883841U (en) FM transmit frequency synthesis circuit
JPS6093344U (en) transceiver
JPS5890755U (en) frequency modulator
JPS60158353U (en) oscillator
JPS59149757U (en) FSK modulator
JPS6072583U (en) Pulse radar device
JPS58187790U (en) radio standard clock
JPS58135147U (en) FM transceiver
JPS60108049U (en) radio receiver
JPS58123632U (en) Transmitter using PLL circuit
JPS59143135U (en) FM receiver
JPS58125406U (en) Frequency divider
JPS59177246U (en) Double conversion type receiver
JPS58169749U (en) CW narrowband filter in wireless communication equipment
JPS5973854U (en) frequency converter
JPS58161332U (en) frequency synthesizer tuner