JPS59136899A - デ−タ処理システム - Google Patents
デ−タ処理システムInfo
- Publication number
- JPS59136899A JPS59136899A JP980183A JP980183A JPS59136899A JP S59136899 A JPS59136899 A JP S59136899A JP 980183 A JP980183 A JP 980183A JP 980183 A JP980183 A JP 980183A JP S59136899 A JPS59136899 A JP S59136899A
- Authority
- JP
- Japan
- Prior art keywords
- time
- circuit
- frequency
- processing system
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Electric Clocks (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Circuits Of Receivers In General (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP980183A JPS59136899A (ja) | 1983-01-26 | 1983-01-26 | デ−タ処理システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP980183A JPS59136899A (ja) | 1983-01-26 | 1983-01-26 | デ−タ処理システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59136899A true JPS59136899A (ja) | 1984-08-06 |
| JPH0462211B2 JPH0462211B2 (enrdf_load_stackoverflow) | 1992-10-05 |
Family
ID=11730290
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP980183A Granted JPS59136899A (ja) | 1983-01-26 | 1983-01-26 | デ−タ処理システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59136899A (enrdf_load_stackoverflow) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57164339A (en) * | 1981-04-01 | 1982-10-08 | Nec Corp | Information processor |
-
1983
- 1983-01-26 JP JP980183A patent/JPS59136899A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57164339A (en) * | 1981-04-01 | 1982-10-08 | Nec Corp | Information processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0462211B2 (enrdf_load_stackoverflow) | 1992-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5686864A (en) | Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer | |
| US5661440A (en) | PLL frequency synthesizer employing plural control frequencies to minimize overshoot | |
| CN108063618B (zh) | 一种vco自动校准电路和方法 | |
| US7859346B2 (en) | Clock generator and associated self-test and switching-control method | |
| JPS6350110A (ja) | 掃引受信機の受信感度制御方式 | |
| US4048570A (en) | Multiple-band digital frequency synthesizer receiver | |
| US6288583B1 (en) | PLL synthesizer circuit | |
| US4403344A (en) | Receiver having program reserving function | |
| US6154097A (en) | PLL oscillating circuit including oscillating circuit with mutual conductance controlled | |
| US4392253A (en) | Phase locked loop circuit | |
| US6845462B2 (en) | Computer containing clock source using a PLL synthesizer | |
| US6795516B1 (en) | Reset circuit and pll frequency synthesizer | |
| JPS59136899A (ja) | デ−タ処理システム | |
| CN112600554B (zh) | 分频电路、锁相环电路以及分频电路的控制方法 | |
| KR970019145A (ko) | 라디오 수신기(Radio Receiver) | |
| US5020142A (en) | Automatic scanning tuner | |
| JPH09270706A (ja) | Pll回路 | |
| JP4623787B2 (ja) | Pllシンセサイザ回路 | |
| JPH0362048B2 (enrdf_load_stackoverflow) | ||
| JPH04358423A (ja) | 受信機 | |
| KR930009174B1 (ko) | 자동 채널 기억 방법 | |
| JPS6314512Y2 (enrdf_load_stackoverflow) | ||
| JP2790121B2 (ja) | 受信機 | |
| KR100209130B1 (ko) | 텔리비젼의 튜닝채널 미세조정 제어방법 | |
| JP3213504B2 (ja) | 電子同調回路内蔵マイクロコンピュータ |