JPS5912645A - 情報保護回路 - Google Patents
情報保護回路Info
- Publication number
- JPS5912645A JPS5912645A JP57121616A JP12161682A JPS5912645A JP S5912645 A JPS5912645 A JP S5912645A JP 57121616 A JP57121616 A JP 57121616A JP 12161682 A JP12161682 A JP 12161682A JP S5912645 A JPS5912645 A JP S5912645A
- Authority
- JP
- Japan
- Prior art keywords
- information
- counter
- circuit
- comparison
- control information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Monitoring And Testing Of Exchanges (AREA)
- Communication Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57121616A JPS5912645A (ja) | 1982-07-13 | 1982-07-13 | 情報保護回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57121616A JPS5912645A (ja) | 1982-07-13 | 1982-07-13 | 情報保護回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5912645A true JPS5912645A (ja) | 1984-01-23 |
JPH0131735B2 JPH0131735B2 (enrdf_load_stackoverflow) | 1989-06-27 |
Family
ID=14815658
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57121616A Granted JPS5912645A (ja) | 1982-07-13 | 1982-07-13 | 情報保護回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5912645A (enrdf_load_stackoverflow) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5162707U (enrdf_load_stackoverflow) * | 1974-11-11 | 1976-05-18 | ||
JPS5177106A (ja) * | 1974-12-27 | 1976-07-03 | Nippon Electric Co | Deijitarufugohanteikairo |
JPS56116349A (en) * | 1980-02-20 | 1981-09-12 | Hitachi Ltd | Information transmission system |
-
1982
- 1982-07-13 JP JP57121616A patent/JPS5912645A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5162707U (enrdf_load_stackoverflow) * | 1974-11-11 | 1976-05-18 | ||
JPS5177106A (ja) * | 1974-12-27 | 1976-07-03 | Nippon Electric Co | Deijitarufugohanteikairo |
JPS56116349A (en) * | 1980-02-20 | 1981-09-12 | Hitachi Ltd | Information transmission system |
Also Published As
Publication number | Publication date |
---|---|
JPH0131735B2 (enrdf_load_stackoverflow) | 1989-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4225919A (en) | Advanced data link controller | |
US4368512A (en) | Advanced data link controller having a plurality of multi-bit status registers | |
US4009469A (en) | Loop communications system with method and apparatus for switch to secondary loop | |
US3982195A (en) | Method and apparatus for decoding diphase signals | |
US4592072A (en) | Decoder for self-clocking serial data communications | |
US4358825A (en) | Control circuitry for data transfer in an advanced data link controller | |
US5692021A (en) | Encoding digital data | |
JPS60217734A (ja) | マンチエスタデコ−ダ | |
US5734341A (en) | Encoding digital data | |
US3953673A (en) | Digital data signalling systems and apparatus therefor | |
SE8201154L (sv) | Telekommunikationssystem for overforing av datainformation medelst en digital vexel | |
US3787613A (en) | Pulse transmission system for conveying data and control words by means of alternating polarity pulses and violations thereof | |
EP0066620B1 (en) | Circuit for clock recovery | |
JPS5912645A (ja) | 情報保護回路 | |
US4792966A (en) | Arrangement for synchronizing a byte clock derived from a data bit stream with a byte-oriented processing clock of a terminal equipment | |
EP0393952B1 (en) | Apparatus and method for proper decoding in an encoder/decoder | |
US4709227A (en) | Method and device for inserting a digital signal in a channel with higher flow rate | |
US4290143A (en) | Transmission method and apparatus wherein binary data bits are converted into barker words and vice versa | |
US5101198A (en) | Method and device for the transmission of data between stations of a communications network, in particular for motor vehicles | |
US4785466A (en) | Encoder/decoder circuit for B8ZS and B6ZS applications | |
US3601539A (en) | Phase synchronism system for a one-way telegraph connection | |
JPS62141875A (ja) | 復号誤り伝播防止方式 | |
US3976972A (en) | Prevention of non-allowed character combinations | |
EP0479607A2 (en) | Method and arrangement for detecting framing bit sequence in digital data communications system | |
GB1115894A (en) | Digital transmission system |