JPS59126335U - Transmission/reception method - Google Patents

Transmission/reception method

Info

Publication number
JPS59126335U
JPS59126335U JP1916483U JP1916483U JPS59126335U JP S59126335 U JPS59126335 U JP S59126335U JP 1916483 U JP1916483 U JP 1916483U JP 1916483 U JP1916483 U JP 1916483U JP S59126335 U JPS59126335 U JP S59126335U
Authority
JP
Japan
Prior art keywords
signal
control signal
transmitting
transmission
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1916483U
Other languages
Japanese (ja)
Inventor
並川 理
門馬 久喜
Original Assignee
日立工機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日立工機株式会社 filed Critical 日立工機株式会社
Priority to JP1916483U priority Critical patent/JPS59126335U/en
Publication of JPS59126335U publication Critical patent/JPS59126335U/en
Pending legal-status Critical Current

Links

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)
  • Facsimile Transmission Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来例における送受信回路を示す回路図、第2
図は本考案における実施例を示す送受信回路あ回路図、
第3図はそのタイムチャートである。図において、1は
フリップフロップ回路、2はアンド回路、3はオア回路
、4はデユード回路、5は認識回路、6はパリティチェ
ック回路、7は遅延回路、8はパルス発生回路、9は選
択回路、10はフリップフロップ回路、11はフリップ
フロップ回路である。
Fig. 1 is a circuit diagram showing a transmitting/receiving circuit in a conventional example;
The figure is a circuit diagram of a transmitting/receiving circuit showing an embodiment of the present invention.
Figure 3 is the time chart. In the figure, 1 is a flip-flop circuit, 2 is an AND circuit, 3 is an OR circuit, 4 is a dual circuit, 5 is a recognition circuit, 6 is a parity check circuit, 7 is a delay circuit, 8 is a pulse generation circuit, and 9 is a selection circuit. , 10 is a flip-flop circuit, and 11 is a flip-flop circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 受信信号として、制御信号と該制御信号のあやまりを検
出するためのパリティ信号と該制御信号と該パリティ信
号の取り込みを指示する取り込み信号を有し、送信信号
として、該制御信号と該パリティ信号を取り込んだこと
を示す認識信号を有する信号送受信回路において、該制
御信号のあやまりを検出した場合に該認識信号を送信し
ないことのみにより該制御信号のあやまりを報告するこ
とを特徴とする送受信方式。
The received signal includes a control signal, a parity signal for detecting an error in the control signal, and an acquisition signal for instructing the acquisition of the control signal and the parity signal, and the transmission signal includes the control signal and the parity signal. A transmitting/receiving method characterized in that, in a signal transmitting/receiving circuit having a recognition signal indicating that the control signal has been captured, when an error in the control signal is detected, the error in the control signal is reported only by not transmitting the recognition signal.
JP1916483U 1983-02-10 1983-02-10 Transmission/reception method Pending JPS59126335U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1916483U JPS59126335U (en) 1983-02-10 1983-02-10 Transmission/reception method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1916483U JPS59126335U (en) 1983-02-10 1983-02-10 Transmission/reception method

Publications (1)

Publication Number Publication Date
JPS59126335U true JPS59126335U (en) 1984-08-25

Family

ID=30150320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1916483U Pending JPS59126335U (en) 1983-02-10 1983-02-10 Transmission/reception method

Country Status (1)

Country Link
JP (1) JPS59126335U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61103299A (en) * 1984-10-26 1986-05-21 富士ゼロックス株式会社 Data retransmission controller for electronic copying machine

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61103299A (en) * 1984-10-26 1986-05-21 富士ゼロックス株式会社 Data retransmission controller for electronic copying machine

Similar Documents

Publication Publication Date Title
JPS59126335U (en) Transmission/reception method
JPS60181941U (en) transceiver
JPS6077126U (en) Automatic tuning receiver
JPS58158580U (en) Pulse code remote monitoring and control device
JPS60127065U (en) Fax machine with sending monitoring function
JPS6133548U (en) tone detection radio receiver
JPS5824899U (en) Emergency vehicle approach determination device
JPS59137661U (en) Telemeter device
JPS5960580U (en) pulse compression radar
JPS5986752U (en) Transmitting/receiving device
JPS615050U (en) Serial data transmitter/receiver
JPS5888471U (en) Communication device
JPS6047006U (en) Remote monitoring control device
JPS58158581U (en) Pulse code remote monitoring and control device
JPS6047349U (en) Abnormal transmission stop circuit
JPS5893059U (en) Loop data transmission device
JPS58182539U (en) Line polarity automatic switching circuit
JPS58194556U (en) Signal inspection control circuit
JPS6017053U (en) transmission error detector
JPS61151479U (en)
JPS6121157U (en) Telemeter data processing equipment
JPS59191683U (en) alarm device
JPS6135460U (en) Modem test equipment
JPS6387934U (en)
JPS5859255U (en) Abnormality monitoring device for signal transmission equipment