JPS5911507U - Dual gate FET oscillator - Google Patents
Dual gate FET oscillatorInfo
- Publication number
- JPS5911507U JPS5911507U JP10751182U JP10751182U JPS5911507U JP S5911507 U JPS5911507 U JP S5911507U JP 10751182 U JP10751182 U JP 10751182U JP 10751182 U JP10751182 U JP 10751182U JP S5911507 U JPS5911507 U JP S5911507U
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- dual gate
- gate fet
- oscillator
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の単一ゲート型のＦＥＴを用いたＦＥＴ発
振器の構成図、第２図は第７図の簡単な等価回路図、第
３図はこの考案の一実施例を示す図、第４図は第３図の
等価回路を示す図である。
図中１はＦＥＴ（単一ゲート）、２はゲート端子、３は
ドレイン端子、４はソース端子、５はバイアス供給用１
７４波長ＲＦチヨーク、６は出力整合スタブ、？、８．
１８はアイクロストリップ線路、９はアルミナセラミッ
ク基板、１０はキャリア、１１は金属性ポスト、１２は
貫通穴、１３はゲートバイアス用端子、１４はドレイン
バイアス用端子、１５はＦＥＴ（デュアルゲート）、１
６は入力用ゲート端子、１７は制御用ゲート端子、１９
は入力用ゲートバイアス用の端子、２０は制御用ゲート
バイアス用端子である。なお、図中の同一あるいは相等
部分には同一符号を付して示しである。Figure 1 is a block diagram of a conventional FET oscillator using a single gate type FET, Figure 2 is a simple equivalent circuit diagram of Figure 7, Figure 3 is a diagram showing an embodiment of this invention, FIG. 4 is a diagram showing an equivalent circuit of FIG. 3. In the figure, 1 is FET (single gate), 2 is gate terminal, 3 is drain terminal, 4 is source terminal, 5 is bias supply 1
74 wavelength RF chain, 6 is output matching stub, ? , 8.
18 is an eye cross strip line, 9 is an alumina ceramic substrate, 10 is a carrier, 11 is a metal post, 12 is a through hole, 13 is a gate bias terminal, 14 is a drain bias terminal, 15 is a FET (dual gate), 1
6 is an input gate terminal, 17 is a control gate terminal, 19
2 is a terminal for input gate bias, and 20 is a terminal for control gate bias. Note that the same or equivalent parts in the figures are indicated by the same reference numerals.
Claims (1)
に共振回路を有し、かつ、出力端子と入力端子間の帰還
を利用して所望の周波数の信号出力を直接発振によって
得ること力ｔできるように構成するとともに、他方のゲ
ート端子に印加されるバイアス電圧の調整により発振器
の出力電力と発振周波数を個々に制御することを特徴と
するデュアルゲートＦＥＴ発振器。The dual gate FET has a resonant circuit at the three gate terminals or the output terminal, and is configured so that a signal output at a desired frequency can be obtained by direct oscillation using feedback between the output terminal and the input terminal. A dual gate FET oscillator characterized in that the output power and oscillation frequency of the oscillator are individually controlled by adjusting the bias voltage applied to the other gate terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10751182U JPS5911507U (en) | 1982-07-15 | 1982-07-15 | Dual gate FET oscillator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10751182U JPS5911507U (en) | 1982-07-15 | 1982-07-15 | Dual gate FET oscillator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5911507U true JPS5911507U (en) | 1984-01-24 |
Family
ID=30251182
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10751182U Pending JPS5911507U (en) | 1982-07-15 | 1982-07-15 | Dual gate FET oscillator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5911507U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63141401A (en) * | 1986-11-26 | 1988-06-13 | アールシーエー トムソン ライセンシング コーポレイシヨン | Synchronizable oscillator |
| JPS63142706A (en) * | 1986-11-26 | 1988-06-15 | アールシーエー トムソン ライセンシング コーポレイシヨン | Oscillator |
-
1982
- 1982-07-15 JP JP10751182U patent/JPS5911507U/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63141401A (en) * | 1986-11-26 | 1988-06-13 | アールシーエー トムソン ライセンシング コーポレイシヨン | Synchronizable oscillator |
| JPS63142706A (en) * | 1986-11-26 | 1988-06-15 | アールシーエー トムソン ライセンシング コーポレイシヨン | Oscillator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5911507U (en) | Dual gate FET oscillator | |
| JPS59104612U (en) | oscillator | |
| JPS5929811U (en) | FET self-oscillation type modulator | |
| JPS60127013U (en) | oscillator | |
| JPS5952711U (en) | microwave oscillator | |
| JPS6134742Y2 (en) | ||
| JPS58101515U (en) | Variable frequency SHF oscillator | |
| JPS58164314U (en) | Dielectric resonator loaded oscillator | |
| JPS59108319U (en) | voltage controlled oscillator | |
| JPS59157317U (en) | Microwave multifrequency direct oscillator | |
| JPS6093334U (en) | transmitter | |
| JPS59161714U (en) | Electronic clock circuit | |
| JPS6280415U (en) | ||
| JPS60150815U (en) | Dielectric resonator loaded oscillator | |
| JPS60156443U (en) | High frequency power generation circuit for ICP analyzer | |
| JPS58141642U (en) | AM radio receiver | |
| JPH0284416U (en) | ||
| JPS591207U (en) | temperature compensated oscillator | |
| JPS593608U (en) | oscillation circuit | |
| JPS61128816U (en) | ||
| JPS6017047U (en) | microwave converter | |
| JPS60129711U (en) | Gunn oscillator bias circuit | |
| JPS58194515U (en) | oscillation circuit | |
| JPS6221618U (en) | ||
| JPS6118614U (en) | voltage controlled oscillation circuit |