JPS5911454A - Redundancy system - Google Patents
Redundancy systemInfo
- Publication number
- JPS5911454A JPS5911454A JP57123402A JP12340282A JPS5911454A JP S5911454 A JPS5911454 A JP S5911454A JP 57123402 A JP57123402 A JP 57123402A JP 12340282 A JP12340282 A JP 12340282A JP S5911454 A JPS5911454 A JP S5911454A
- Authority
- JP
- Japan
- Prior art keywords
- main
- backup device
- backup
- devices
- main devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は複数のメイン機器をそれぞれバックアップする
構成の冗長化システムに関するもので、特にバックアッ
プ機器の低減を図っ念ものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a redundant system configured to back up each of a plurality of main devices, and is particularly intended to reduce the number of backup devices.
従来、同一構成でなる複数のメイン機器を冗長化する冗
長化システムとして第1図に示すものかあつ九。図にお
いて、(i) e (2) 、−・・(n、lは同一構
成でなシ、それぞれ信号S S、・・・snをよ +
2
人力して例えば演算処理しその結果をコンピュータ■j
に送出するメイン機器、Oη、(至)、・愉ψ(1n〕
は上記各メイン機器をバックアップするバックアップ機
器、←1)2間、鯛、(8))、・・・(4nL(4n
)は該メイン機器とバックアップ機器の切換機器を示し
、例えば、メイン機器(1)が故障すると、切換機器間
2間によシメイン機器(1)からバックアップ機器(1
11に切)換わるようになっている。同様にして、メイ
ン機器(2)・・・(n)が故障したときには、それぞ
れバックアップ機器(尊・・・(1n)に切シ換わ96
747機器をバックアップする構成となっている。Conventionally, there is a redundancy system shown in FIG. 1 that makes multiple main devices with the same configuration redundant. In the figure, (i) e (2) , -...(n, l do not have the same configuration, and the signals S,...sn are respectively +
2. For example, manually perform arithmetic processing and send the results to a computer.
The main device that sends to
is a backup device that backs up each of the above main devices, ←1)2ma, sea bream, (8)),...
) indicates a switching device between the main device and the backup device. For example, if the main device (1) breaks down, there will be a gap between the two switching devices, and the main device (1) will switch from the backup device (1) to the backup device (1).
11). Similarly, when the main devices (2)...(n) fail, they are switched to the backup devices (main devices...(1n)).
It is configured to back up 747 devices.
しかるに、従来の冗長化システムにおいては、各メイン
機器毎にバックアップ機器を備えることが必要で、各機
器の数が2倍となシ、それぞれのスペース及び価格も2
倍必要となっていた。However, in conventional redundant systems, it is necessary to provide a backup device for each main device, which means that the number of each device is doubled, and the space and cost of each device is also doubled.
It was twice as necessary.
そこで本発明は、上記のような従来のものの欠点を除去
するためになされたもので、各メイン機器に共通なバッ
クアップ機器を備え該バックアップ機器の後段にマルチ
プレクサ及びデマルチプレクサを設けることによ967
47機器の冗長化システムを構成することができ、かく
するにつき、従来例よシ格段的にバックアップ機器の数
を減少させることができる冗長化システムを提供するも
のである。Therefore, the present invention has been made to eliminate the above-mentioned drawbacks of the conventional devices.
The present invention provides a redundant system that can configure a redundant system of 47 devices, and thus can significantly reduce the number of backup devices compared to the conventional example.
以下、本発明の一実施例を第1図と同一部分は同一符号
を附して示す第2図について説明する。Hereinafter, an embodiment of the present invention will be described with reference to FIG. 2, in which the same parts as in FIG. 1 are denoted by the same reference numerals.
第2図において、(6)は各メイン機器(1) s C
a> 拳e・(n)をバックアンプするためのバックア
ップ機器、(6)と(γンはそれぞれ該バックアップ機
器(5)の前段と後段に設けられた1ルチプレクサとデ
マルチプレクサで、バックアップ機器(5)はこのマル
チプレクサ(6)とデマルチプレクサ(7)を介して各
メイン機器(i) s (2) rΦ・・恒】に並列接
続されて冗長化システムを構成している。なお、(8)
はメイン機器が故障したときに該メイン機器を切離すス
イッチで、信号の処理及びバックアップへの切シ換えは
コンピューターにより制御されるようになっている。In Figure 2, (6) represents each main device (1) s C
a> A backup device for back-amplifying the fist e (n), (6) and (γn) are a multiplexer and a demultiplexer provided in the front and rear stages of the backup device (5), respectively, and the backup device ( 5) is connected in parallel to each main device (i) s (2) rΦ...kang] via this multiplexer (6) and demultiplexer (7) to form a redundant system. )
is a switch that disconnects the main device when it breaks down, and signal processing and switching to backup are controlled by a computer.
通常、バックアップ機器を有するシステムにおいて、メ
イン機器が故障しバックアップ機器でシステムが動作し
ている時間は、故障し九メイン機器の修理期間のみと考
えてよく、従来例の第1図のように各メイン機器毎にバ
ックアップ機器を備えるのはオーバースペックとも言え
る場合がある。Normally, in a system that has a backup device, the time when the main device fails and the system is operating with the backup device can be considered to be only the period during which the main device is repaired. Providing a backup device for each main device may be said to be over-specification.
しかして本発明においては、第2図のように、前段及び
後段にマルチプレクサ(6)とデマルチプレクサ(γ)
を設置した単一のバックアップ機器(5)によシ複数の
メイン機器(1) # (Z) l・魯・(n)を冗長
化するシステムを組むことKよ)、自由にシステムの平
均故障間隔(以下、MT13Fと称すンを変えることが
でき、機器の数も従来例に比しほぼ半減でき、2重化シ
ステムが安価に実現できる。However, in the present invention, as shown in FIG.
Build a system that makes multiple main devices (1) redundant for a single backup device (5) with a The spacing (hereinafter referred to as MT13F) can be changed, the number of devices can be reduced by almost half compared to the conventional example, and a duplex system can be realized at low cost.
以上のように、本発明によれば、同一構成でなる複数の
メイン機器のバックアップを単一のバックアップ機器で
行うことができるため、システムが安価に実現でき、シ
ステムのMTBFも自由に変えることが可能である。As described above, according to the present invention, multiple main devices with the same configuration can be backed up with a single backup device, so the system can be realized at low cost, and the MTBF of the system can be changed freely. It is possible.
第1図は従来の冗長化システムを示す構成図、第2図は
本発明の一実施例によるシステ゛ムを示す構成図である
。
(1)、(2)1・・・、(n)・9747機器(5)
・拳バックアップ機器
(6)・争マルチプレクサ
(γ)・・デマルチプレクサ
代理人 葛 野 信
第1図FIG. 1 is a block diagram showing a conventional redundant system, and FIG. 2 is a block diagram showing a system according to an embodiment of the present invention. (1), (2)1..., (n)・9747 equipment (5)
・Fist backup equipment (6) ・War multiplexer (γ)... Demultiplexer agent Makoto Kuzuno Figure 1
Claims (1)
後段にマルチプレクサ及びデマルチプレクサを設けて該
バックアップ機器にょシ上記メイン機器をそれぞれ冗長
化する構成としたことを特徴とする冗長化システム。A redundancy system characterized in that a multiplexer and a demultiplexer are provided before and after a backup device common to a plurality of main devices to make the backup device and the main device redundant.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57123402A JPS5911454A (en) | 1982-07-13 | 1982-07-13 | Redundancy system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57123402A JPS5911454A (en) | 1982-07-13 | 1982-07-13 | Redundancy system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5911454A true JPS5911454A (en) | 1984-01-21 |
Family
ID=14859661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57123402A Pending JPS5911454A (en) | 1982-07-13 | 1982-07-13 | Redundancy system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5911454A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6165339A (en) * | 1984-08-31 | 1986-04-03 | メツセルシユミツト‐ベルコウ‐ブローム・ゲゼルシヤフト・ミト・ベシユレンクテル・ハフツング | Apparatus for automatically reconstructing non-synchronous equipment connector |
JPS6455734U (en) * | 1987-10-02 | 1989-04-06 | ||
WO1996007138A1 (en) * | 1994-08-31 | 1996-03-07 | Siemens Aktiengesellschaft | Equivalent circuit for several functional units |
-
1982
- 1982-07-13 JP JP57123402A patent/JPS5911454A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6165339A (en) * | 1984-08-31 | 1986-04-03 | メツセルシユミツト‐ベルコウ‐ブローム・ゲゼルシヤフト・ミト・ベシユレンクテル・ハフツング | Apparatus for automatically reconstructing non-synchronous equipment connector |
JPS6455734U (en) * | 1987-10-02 | 1989-04-06 | ||
WO1996007138A1 (en) * | 1994-08-31 | 1996-03-07 | Siemens Aktiengesellschaft | Equivalent circuit for several functional units |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4877482B2 (en) | PCI Express link, multi-host computer system, and PCI Express link reconfiguration method | |
US9916216B2 (en) | Selectively coupling a PCI host bridge to multiple PCI communication paths | |
US6594735B1 (en) | High availability computing system | |
JPS5911454A (en) | Redundancy system | |
JP3181963B2 (en) | Transmission terminal equipment | |
US7230468B2 (en) | Systems and methods for providing distributed control signal redundancy among electronic circuits | |
JPH03132861A (en) | Reconstruction control system for multiprocessor system | |
JP3605294B2 (en) | Switch device | |
JP2730522B2 (en) | Unit switching device and unit switching method | |
KR20170122502A (en) | System for device control on N+1 redundant switch cards using serial interface | |
JPH05313931A (en) | Computer anti-fault system | |
JPH07160522A (en) | System for making processor redundant | |
JP2735074B2 (en) | Redundant configuration | |
JPS62254240A (en) | System switching method | |
JPS598005A (en) | Multiplexing device | |
JP3405677B2 (en) | Redundant system control system | |
JPH07141303A (en) | Parallel computer | |
JPS5935242A (en) | Switching control system | |
JPS60156161A (en) | Console connecting system of system having plural central processing unit | |
JPH05282172A (en) | Multiprocessor system having shared stand-by processor | |
JPS58114145A (en) | Monitoring system for fault of master microprocessor | |
KR20010001916U (en) | Apparatus for multiple switch in double DS-3 system | |
JPH08272542A (en) | Computer system | |
JPH06132921A (en) | Switching circuit for multiple signal transmitting device of redundant constitution | |
JPH0258995A (en) | Line setting device |