JPS59108945U - transmission recording device - Google Patents
transmission recording deviceInfo
- Publication number
- JPS59108945U JPS59108945U JP144783U JP144783U JPS59108945U JP S59108945 U JPS59108945 U JP S59108945U JP 144783 U JP144783 U JP 144783U JP 144783 U JP144783 U JP 144783U JP S59108945 U JPS59108945 U JP S59108945U
- Authority
- JP
- Japan
- Prior art keywords
- information
- access memory
- recording area
- time
- sets
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
図面は本考案に係る伝送記録装置の一実施例を示すブロ
ック図である。
１・・・コントロールステータスレジスタ、ＩＡ・・・
出力コントロールステータスレジスタ、１Ｂ・・・入力
コントロールステータスレジスタ、２・・・サイクリッ
クバッファコン士ロール装置、３・・・時計装置、４・
・・ＲＡＭ、４Ａ・・・情報記録エリア、４Ｂ・・・時
間記録エリア。The drawing is a block diagram showing an embodiment of a transmission recording device according to the present invention. 1...Control status register, IA...
Output control status register, 1B... Input control status register, 2... Cyclic buffer controller roll device, 3... Clock device, 4.
...RAM, 4A...information recording area, 4B...time recording area.
Claims (1)
アクセス・メモリと、時間情報を要求されたとき前記ラ
ンダム・アクセス・メモリの時間記録エリアにセットす
る時間情報を出す時計装置と、前記ランダム・アクセス
・メモリをサイクリックに制御するとともに、前記時計
装置に時間情報の要求を出すサイクリックバッファコン
トロール装置と、プログラムによる必要情報のセット・
記録情報の読出し要求を前記サイクリックバッファコン
トロール装置に通知するとともに、取出した情報を一時
記憶するコントロールステータスレジスタとを備えてな
る伝送記録装置。Random setting with information recording area and time recording area
an access memory; a clock device that outputs time information to be set in a time recording area of the random access memory when time information is requested; and a clock device that cyclically controls the random access memory; A cyclic buffer control device that requests time information, and a program that sets and sets the necessary information.
A transmission recording device comprising a control status register that notifies the cyclic buffer control device of a request to read recorded information and temporarily stores retrieved information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP144783U JPS59108945U (en) | 1983-01-10 | 1983-01-10 | transmission recording device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP144783U JPS59108945U (en) | 1983-01-10 | 1983-01-10 | transmission recording device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59108945U true JPS59108945U (en) | 1984-07-23 |
Family
ID=30133172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP144783U Pending JPS59108945U (en) | 1983-01-10 | 1983-01-10 | transmission recording device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59108945U (en) |
-
1983
- 1983-01-10 JP JP144783U patent/JPS59108945U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPS59108945U (en) | transmission recording device | |
| JPS6130140U (en) | data transfer device | |
| JPS60640U (en) | Parallel processing system for DMA processing and program measurement mode | |
| JPS5897661U (en) | memory controller | |
| JPS5958869U (en) | Image data processing device | |
| JPS6088385U (en) | display device | |
| JPS5851352U (en) | analog input controller | |
| JPS60107896U (en) | Display memory control circuit | |
| JPS59100306U (en) | Sequence control calculation device | |
| JPS614233U (en) | Image memory access device | |
| JPS6034651U (en) | DMA control device | |
| JPS6076446U (en) | Storage device | |
| JPS59122626U (en) | reading control device | |
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPS58164042U (en) | floppy disk device | |
| JPS58164046U (en) | Microprocessor control device | |
| JPS58114617U (en) | Memory equalizer device | |
| JPS59142832U (en) | Output device control device | |
| JPS5885058U (en) | Verification management device | |
| JPS6065848U (en) | computer system | |
| JPS58164028U (en) | Input/output data buffer device | |
| JPS58138146U (en) | Serial data input device | |
| JPS5872050U (en) | Receipt printing device | |
| JPS60100854U (en) | Registration request processing device |