JPS5897914A - Terminal handling method of surface acoustic wave filter - Google Patents

Terminal handling method of surface acoustic wave filter

Info

Publication number
JPS5897914A
JPS5897914A JP56197084A JP19708481A JPS5897914A JP S5897914 A JPS5897914 A JP S5897914A JP 56197084 A JP56197084 A JP 56197084A JP 19708481 A JP19708481 A JP 19708481A JP S5897914 A JPS5897914 A JP S5897914A
Authority
JP
Japan
Prior art keywords
lead frame
lead
plated
bonding
nickel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56197084A
Other languages
Japanese (ja)
Inventor
Junji Inui
乾 順治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56197084A priority Critical patent/JPS5897914A/en
Publication of JPS5897914A publication Critical patent/JPS5897914A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/08Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4823Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]

Abstract

PURPOSE:To reduce the propagation resistance of lead terminals remakably by plating the bonding surface of a lead frame with nickel and plating lead terminal surfaces with silver or copper. CONSTITUTION:Only the bonding adhesion part of a lead frame 1 is plated with nickel having high strength, and lead frame surfaces other than the bonding adhesion surface are plated with silver or copper as a paramagnetic metal which has less attenuation in electric and high frequency propagation and magnetic permeability equivalent to 1. The limited nickel plating is carried out easily by feeding a lead frame forming body 1 successively to a partial plating device in which only a necessary plated surface is left uncovered. Coupling parts 11 are cut out after bonding connection and successive formation of resin armor.

Description

【発明の詳細な説明】 (1)発明の技術分野 本発明は結晶叛の表面波伝播を応用した高周波*@累子
に係り、特に周波数領域の拡大化に対処するフィルタチ
ップとチップ外装端子となるリードフレームあるいはキ
ャンタイプステムとの接続手段を改良した表面波フィル
タの端子処理方法に(2)従来技術と問題点 従来のLCフィルタを集積化、固体化した表面波フィル
タは各種の通信機器やTV受像機に賞月されている。表
面波フィルタは例えば、@1図図示の組立体を樹脂外装
構成のSIP容器(SingleIn−1ine Pa
ckag@5’を略してSIPと呼ぶ)に収めるか、又
は第2図の気密性の高い外装答@T。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical field of the invention The present invention relates to a high frequency*@resonator that applies the surface wave propagation of a crystal, and in particular to a filter chip and a chip exterior terminal that cope with the expansion of the frequency range. (2) Conventional technology and problems Surface wave filters that integrate and solidify conventional LC filters can be used in various communication devices and other devices. The award was given to the TV receiver. For example, the surface wave filter can be used in a SIP container (SingleIn-1inePa
ckag@5' is abbreviated as SIP) or in a highly airtight exterior case as shown in Figure 2.

−8に収納する。- Store in 8.

本発明は係る実装画工1¥における組立、フィルタチッ
プ2と外部リード端子との超背波ボンディング接続に係
シ、特に外部リード端子の表面処理につき提示するもの
である。
The present invention relates to the assembly in the mounting process 1 and the ultrabackwave bonding connection between the filter chip 2 and the external lead terminals, and particularly to the surface treatment of the external lead terminals.

従来、外部リード端子の表面処理は、端子リード予形成
のリードフレーム1と、該フレームを担体砿とし表面に
貼着載置したフィルタチップ2の電極形成部6とのボン
ディング接続の接続強度を高くとることから全面ニッケ
ルめっきとしていた(第1図#1feD。しかしながら
、表面波フィルタの適用周波数f領域が30MHzもし
くはそれ以上とな面のニッケルは端子伝播抵抗が次式の
表皮厚さハにより増大し、表面波フィルタに対する誘導
レベルが所論する。
Conventionally, the surface treatment of external lead terminals has been carried out to increase the strength of the bonding connection between the lead frame 1 on which the terminal leads are preformed and the electrode forming portion 6 of the filter chip 2, which is attached to the surface of the lead frame 1 using the frame as a carrier rod. Therefore, the entire surface was nickel plated (Fig. 1 #1feD. However, the terminal propagation resistance of nickel on the surface where the surface wave filter's applicable frequency f region is 30 MHz or higher increases due to the skin thickness c in the following equation. , the induction level for the surface wave filter is discussed.

1 式中、σは導(4、μは透磁率である。1 where σ is conductivity (4) and μ is magnetic permeability.

つまり、ニッケルはボンディング強度は高いが強磁性体
 μ≧100(μmax=400)であるため不都合で
ある。
That is, although nickel has high bonding strength, it is inconvenient because it is a ferromagnetic material μ≧100 (μmax=400).

(3)発明の目的 端子リードの前記の表皮厚さを従来に比し1桁以下低減
させ、前記リード端子の伝播抵抗を低減することにある
(3) An object of the invention is to reduce the skin thickness of the terminal lead by one order of magnitude or less compared to the conventional one, thereby reducing the propagation resistance of the lead terminal.

(4)発明の構成 少くともリードフレームのボンディング面ハニッケルめ
っ急がされ、前記リード端子面は銀又は銅何れかのめつ
き処理がされていることを%徴とするリード端子の処理
方法である。
(4) Structure of the Invention A lead terminal processing method characterized in that at least the bonding surface of the lead frame is hard-nickel-plated, and the lead terminal surface is plated with either silver or copper. be.

(5)発明の実施例 、It図と第2図は、基本的累子形成完了後のフィルタ
チップとSIP端子形成のリードフレームとをボンディ
ング接続する正面図、及びTO−8形キヤン用ステムに
前記同様のフィルタチップをボンディング接続する斜視
図である。
(5) Embodiment of the invention, It diagram and Fig. 2 are front views showing the bonding connection between the filter chip and the lead frame for SIP terminal formation after the basic resistor formation is completed, and the stem for the TO-8 type can. It is a perspective view of bonding connection of the filter chip similar to the above.

第1図において、1は燐青銅等バネ材と打抜きしたリー
ドフレーム、2はリードフレームにダイシングされたフ
ィルタチップ、該チップ2内の3はフィルタ入力部のす
だれ状電極形成部、4は出力部をなすすだれ状m極形成
部及び5は入出力間すだれ状′成極間に設ける伝送波面
の強度を一様に揃えるマルチストリッグカプラ、及び6
と7は共に前記フィルタチップに設けたボンディング電
極、6は入出力用の電極又7は接地電極である。
In Fig. 1, 1 is a lead frame punched out from a spring material such as phosphor bronze, 2 is a filter chip diced into the lead frame, 3 in the chip 2 is a section for forming interdigital electrodes at the filter input section, and 4 is an output section. 5 is a multi-string coupler that uniformizes the intensity of the transmission wavefront provided between the input and output interdigital m-poles, and 6
and 7 are bonding electrodes provided on the filter chip, 6 is an input/output electrode, and 7 is a ground electrode.

図示状態にダイシングされたフィルタチップは超音波ボ
ンディング法により、前記各磁極とリードフレームの端
子リード9間を最短距離に細アルミワイヤ8が布縁式れ
る。
A thin aluminum wire 8 is attached to the filter chip diced as shown in the figure by an ultrasonic bonding method in the shortest distance between each magnetic pole and the terminal lead 9 of the lead frame.

本発明は、リードフレーム1の剖紀ボンディング被5i
iF部のみ限定し、強度が高いニッケルめっきを施し、
前記ボンディング被看面以外のリードフレー人聞は、電
気的にしかも高周波伝播にさいし減衰の少い透81軍e
)が1に等価な常磁性金属としての一文は鋼何れかをめ
っきすることである。
The present invention provides an atomic bonding target 5i of a lead frame 1.
High-strength nickel plating is applied only to the iF part,
The lead frame other than the bonding surface is electrically conductive and has low attenuation during high frequency propagation.
) is equivalent to 1 as a paramagnetic metal is to plate any steel.

前11派足ニッケルめっきは庁19jl:めっき面のみ
窓めけした部分めっき装置に連続してリードフレーム成
形体1を送入すれば容易に−AMiL倚る0この場合、
めっき厚嘔は最小1μlll根嵐゛あれば十分である。
The previous 11th nickel plating can be done easily by feeding the lead frame molded body 1 continuously into a partial plating device in which only the plated surface is window-plated. In this case,
A minimum of 1 μl of plating thickness is sufficient.

即ち、M1図のリード端子9の上端部図示100幅該当
部分をニッケルめっきし表向処理する。
That is, the upper end portion of the lead terminal 9 shown in FIG. M1 corresponding to the width of 100 mm is nickel-plated and surface-treated.

尚、第1図中リードフレーム下方の通結部11は前記ポ
ンディング法統、これに続く衝脂外装の成形光子ののち
切除される。
In addition, the connecting portion 11 below the lead frame in FIG. 1 is cut off after the above-mentioned bonding process and the subsequent molding photon of the resin sheath.

42図の実施s、TO−8形キヤン用ステムにフィルタ
チップがダイシングされた側御において、本発明の*部
処理は図示リード端子9の頭部」0をニッケルめっきす
ると共に、リード端子90表向は゛に弾性かつ1%導電
嬶の一文をよ鋼1L+1れかのめつき処4t−すrtば
よい。
In the embodiment shown in Fig. 42, in which a filter chip is diced into a stem for a TO-8 type can, the * part treatment of the present invention is to nickel plate the head ``0'' of the lead terminal 9 shown in the figure, and to nickel plate the top of the lead terminal 90. For the direction, it is sufficient to use a piece of steel that is elastic and 1% conductive, and 1L + 1 or 4t-Srt of plated steel.

囚に―di2!J!施例第1図の端子リード9に通用し
九本発明の端子リードと従来端子リード、即ち全面ニッ
ケルめっきしたリードとを36MHzで計測した比較を
示すと、従来品が270鶴Ω(抵抗値)であるのに対し
、本発明のリード端子特に前記ニッケルと銅とのめつき
処理になるリードでは前記抵抗値は6.3潟Ωとなる。
Prisoner-di2! J! Example A comparison of the terminal lead of the present invention, which is applicable to the terminal lead 9 in FIG. On the other hand, the resistance value of the lead terminal of the present invention, particularly the lead plated with nickel and copper, is 6.3 Ω.

(6)発明の効果 前記本発明の端子リード処理をしたものでは、例えばS
IP形36MHz表面波フィルタについてみると、誘導
レベルが一48dBであったものが、−54dBと更に
低い誘導レベルに押えられ、併せて表面フィルタの高周
波遮断特性が改嵜される。
(6) Effects of the Invention In the terminal lead treatment of the present invention, for example, S
Regarding the IP type 36 MHz surface wave filter, the induction level was reduced from 148 dB to an even lower induction level of -54 dB, and the high frequency cutoff characteristics of the surface filter were also improved.

かかる観点から本発明の実用価値は大きい。From this point of view, the present invention has great practical value.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に係る対象リードフレームのボンディン
グ接続を示す正面図、及び第2図は本発明に係るフィル
タチップをボンディング接続するTO−8形ステムの斜
視図である。 図中、1はリードフレーム、2はフィルタチップ、3と
4はすだれ状フィルタ1を他、6は2の電他、8はポン
ディングワイヤ、9はリード端子又は端子リード、及び
1oはニッケルめっき又は9の頭部である。 Pノ図 −ス図
FIG. 1 is a front view showing bonding connection of a target lead frame according to the present invention, and FIG. 2 is a perspective view of a TO-8 type stem to which a filter chip according to the present invention is bonded. In the figure, 1 is the lead frame, 2 is the filter chip, 3 and 4 are the interdigital filters 1, 6 is the wire of 2, 8 is the bonding wire, 9 is the lead terminal or terminal lead, and 1o is the nickel plating. Or the head of 9. P diagram - space diagram

Claims (1)

【特許請求の範囲】[Claims] 表面波振動素子が形成されたフィルタチップの電極とリ
ード端子予形成のリードフレーム等とを超音仮ポンディ
/グ法により接続する表面波フィルタの前、4613−
ド端子の表面処理において、少くともリードフレームの
ボンディング面はニッケルめっきがされ、前記リード端
子面は銀又は鋼何れかのめっき処理がされてなる表面波
フィルタの端子処理方法。
In front of the surface wave filter, where the electrode of the filter chip on which the surface wave vibration element is formed and the lead frame, etc. on which the lead terminal is preformed are connected by the ultrasonic temporary bonding method, 4613-
In the surface treatment of the lead terminal, at least the bonding surface of the lead frame is plated with nickel, and the lead terminal surface is plated with either silver or steel.
JP56197084A 1981-12-08 1981-12-08 Terminal handling method of surface acoustic wave filter Pending JPS5897914A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56197084A JPS5897914A (en) 1981-12-08 1981-12-08 Terminal handling method of surface acoustic wave filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56197084A JPS5897914A (en) 1981-12-08 1981-12-08 Terminal handling method of surface acoustic wave filter

Publications (1)

Publication Number Publication Date
JPS5897914A true JPS5897914A (en) 1983-06-10

Family

ID=16368450

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56197084A Pending JPS5897914A (en) 1981-12-08 1981-12-08 Terminal handling method of surface acoustic wave filter

Country Status (1)

Country Link
JP (1) JPS5897914A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0425691A1 (en) * 1989-05-01 1991-05-08 Sumitomo Electric Industries, Ltd. Lead frame for semiconductor devices
JPH03119712A (en) * 1989-10-02 1991-05-22 Furukawa Electric Co Ltd:The Manufacture of lead frame for piezoelectric component

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0425691A1 (en) * 1989-05-01 1991-05-08 Sumitomo Electric Industries, Ltd. Lead frame for semiconductor devices
JPH03119712A (en) * 1989-10-02 1991-05-22 Furukawa Electric Co Ltd:The Manufacture of lead frame for piezoelectric component

Similar Documents

Publication Publication Date Title
US9124239B2 (en) Elastic wave device
EP3352476A1 (en) Receiver
CN107615660A (en) Acoustic wave filter device
EP1221737A2 (en) Compact antenna and producing method thereof
JPS5897914A (en) Terminal handling method of surface acoustic wave filter
JP2003244793A (en) Ultrasonic converter unit having electrode made of electrically-conductive plastic
JPH0832402A (en) Surface acoustic wave device, branching filter for mobile radio equipment and mobile radio equipment
JPH07201580A (en) Chip type inductor array
US4309680A (en) Electro-mechanical filter including mechanical resonator
JPH11284482A (en) Multiple-mode crystal resonator
EP0117253A1 (en) Cylindrical piezoelectric vibrator
US6268684B1 (en) Piezoelectric resonator and a piezoelectric component including piezoelectric resonator
JP3463777B2 (en) Lead frame material for electroacoustic transducer and electroacoustic transducer
JPH08139559A (en) Surface acoustic wave device
JPH06132778A (en) Ceramic filter utilizing thickness-shear vibration mode
JPH02239714A (en) Surface acoustic wave device
JPS63172511A (en) Piezoelectric resonance component
JPS6114163Y2 (en)
JPH0314822Y2 (en)
JPH1174752A (en) Surface acoustic wave device
JPS5847314A (en) Double mode piezoelectric oscillator
JPS62144414A (en) Ceramic trap element
JPH07111433A (en) Mounting structure of piezoelectric component
JPH03190499A (en) Ultrasonic vibrator
JPS63224307A (en) Common mode choke and manufacture thereof