JPS5866336A - Method of manufacturing semiconductor device - Google Patents
Method of manufacturing semiconductor deviceInfo
- Publication number
- JPS5866336A JPS5866336A JP16342281A JP16342281A JPS5866336A JP S5866336 A JPS5866336 A JP S5866336A JP 16342281 A JP16342281 A JP 16342281A JP 16342281 A JP16342281 A JP 16342281A JP S5866336 A JPS5866336 A JP S5866336A
- Authority
- JP
- Japan
- Prior art keywords
- diffusion
- pocl3
- emitter
- produced
- gas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 9
- 238000004519 manufacturing process Methods 0.000 title claims description 7
- 238000009792 diffusion process Methods 0.000 claims abstract description 16
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 claims abstract description 16
- 238000000034 method Methods 0.000 claims abstract description 7
- 239000013078 crystal Substances 0.000 claims abstract description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 11
- 230000015572 biosynthetic process Effects 0.000 claims 2
- 238000004904 shortening Methods 0.000 claims 2
- 239000000758 substrate Substances 0.000 abstract description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract description 5
- 238000005530 etching Methods 0.000 abstract description 3
- 239000000969 carrier Substances 0.000 abstract description 2
- 238000011109 contamination Methods 0.000 abstract description 2
- 239000002184 metal Substances 0.000 abstract description 2
- 229910052751 metal Inorganic materials 0.000 abstract description 2
- 229910019213 POCl3 Inorganic materials 0.000 abstract 4
- 229910052681 coesite Inorganic materials 0.000 abstract 1
- 229910052906 cristobalite Inorganic materials 0.000 abstract 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 239000000377 silicon dioxide Substances 0.000 abstract 1
- 235000012239 silicon dioxide Nutrition 0.000 abstract 1
- 229910052682 stishovite Inorganic materials 0.000 abstract 1
- 238000004227 thermal cracking Methods 0.000 abstract 1
- 229910052905 tridymite Inorganic materials 0.000 abstract 1
- 239000007789 gas Substances 0.000 description 9
- 238000010438 heat treatment Methods 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000012495 reaction gas Substances 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 125000004437 phosphorous atom Chemical group 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 230000002747 voluntary effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
【発明の詳細な説明】
この発明は半導体装置の製造方法にかかり、特にスイッ
チング特性が要求されるNPN )ランジスタの製造方
法の改良に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a semiconductor device, and particularly to an improvement in a method for manufacturing an NPN transistor which requires good switching characteristics.
従来、スイッチング特性が要求されるNPN )ランジ
スタでメサ型やブレーナ型外どの拡散型のものでは、高
周波特性が良好でかつ、いかに1!(トランジション周
波数)が高くてもスイッチングに用いたときのスイッチ
ング速度が速いとは限らない。スイッチング特性のスト
レージ時間(tsL菖)を小さくするには半導体のキャ
リヤのライフタイムを短かくすることが必要で、これに
は−毅にキャリアのライフタイムを短かくするような金
属の金、銅、鉄、ニッケル(前記のうち金が最も多く用
いられている)、いわゆるライフタイムキラーをトラン
ジスタのコレクタ側から拡散導入している。Conventionally, diffusion type transistors such as mesa type and Brenna type (NPN) transistors, which require good switching characteristics, have good high frequency characteristics and are very good! Even if the transition frequency is high, the switching speed when used for switching is not necessarily high. In order to reduce the storage time (tsL) of switching characteristics, it is necessary to shorten the lifetime of carriers in semiconductors. , iron, nickel (of the above, gold is most commonly used), so-called lifetime killers, are introduced by diffusion from the collector side of the transistor.
しかし、上記の方法では表面に被着された酸化シリコン
膜中にも金が拡散されてIC110e ■CIO等のリ
ーク電流が増大し、て高信頼性が得られないことや、金
拡散のばらつきによりストレージ時間を精度よくコント
ロールする事が難かしい欠点がある。上記の他に半導体
基板の活性領域の1層を厚くする手段、ベース(P層)
の高濃度化またはベース幅(Wi+)を狭くするなどの
手段もあるが他に要求される特性面からの制約による限
度があるので適しない。However, with the above method, gold is also diffused into the silicon oxide film deposited on the surface, increasing the leakage current of IC110e CIO, etc., making it impossible to obtain high reliability, and due to variations in gold diffusion. The drawback is that it is difficult to precisely control storage time. In addition to the above, means for thickening one layer of the active region of a semiconductor substrate, base (P layer)
Although there are measures such as increasing the concentration of the material or narrowing the base width (Wi+), these methods are not suitable because they are limited by constraints from other required characteristics.
この発明は錠上の従来の欠点を改良するためになされた
もので、スイッチング特性が要求される半導体装置の製
造におけるエミッタ拡散を改良しシリコン結晶内に歪を
生じさせライフタイムの値化をはかるようにしたことを
特徴とするものである。This invention was made to improve the drawbacks of conventional locks.It improves emitter diffusion in the manufacture of semiconductor devices that require switching characteristics, creates strain in silicon crystals, and measures lifetime values. It is characterized by the following.
以下にこの発明を1実施例につき詳細に゛説明する。第
1図は1実施例に用いられる不純物拡散装置を示し、加
熱炉(1)中に挿入された石英の反応容器(2)にシリ
コン基板(3)、(3’)−・・を装入し、反応容器の
一端から反応気体を導入し内部を所定の雰fllにする
ための反応気体導入口(4m)、(4b)・−が設けら
れており、また、この反応容器の他端は開放端になって
いる。錠上の装置により、シリコン基板を1050℃〜
1100℃に加熱し、反応気体導入口からエミッタ拡散
のためのオキシ塩化リン(POCIs) tキャリヤガ
スのN!ガス、オキシ塩化リンの分解生成ガスの塩素系
ガス(PCI!i 、 Cjz) によるエツチング
防止の偽ガスとともに流入してエミッタ拡散を施す。こ
のとき、−例としてオキシ塩化リン、Nへの流量の比を
1:2:1にして15−30分間で、シリコン原子半径
をこえたソース(リン原子社シリコン原子に比べて小さ
い)が強制点にエミッタ部に注入されて大きなストレス
を生じ(psが 15〜勺以下ではディスロケーション
が発生し)シリコン基板に歪が発生し、このためτが低
下しストレージ時間が小Ke、り、スイッチング特性が
向上する。、仁の歪の状態は温度、ガスの流量、拡散時
間のコントロールによって、第2図(a)〜(d) K
示すように任意に選ぶことができる。すなわち、各図は
いずれもエミッタ部にジルトルエツチングを施してシリ
コン中のひずみを検出したものでシリコンの結晶方向が
示されている。また−1図(C) 、 (d)は相当に
歪の大きい場合で、斜線はいずれも凹みを生じているこ
とを示すものであシ、写真では黒く写っている。上記(
a)〜(d)のような歪を発生させるには夫々次のよう
に行なった。The present invention will be described in detail below with respect to one embodiment. Figure 1 shows an impurity diffusion device used in a first embodiment, in which silicon substrates (3), (3'), etc. are charged into a quartz reaction vessel (2) inserted into a heating furnace (1). A reaction gas inlet (4m), (4b), etc. is provided for introducing the reaction gas from one end of the reaction container to create a predetermined atmosphere inside the reaction container, and the other end of the reaction container is It has an open end. The device on the lock heats the silicon substrate to 1050℃~
Heating to 1100°C, phosphorus oxychloride (POCIs) t carrier gas N! for emitter diffusion from the reaction gas inlet! A chlorine-based gas (PCI!i, Cjz), which is a gas produced by decomposition of phosphorus oxychloride, flows in together with a pseudo gas to prevent etching and performs emitter diffusion. At this time, for example, with the ratio of the flow rates to phosphorus oxychloride and N to 1:2:1, for 15 to 30 minutes, the source exceeding the radius of the silicon atom (smaller than the silicon atom) is forced. This causes a large stress (dislocation occurs when ps is less than 15 to 15) and causes distortion in the silicon substrate, resulting in a decrease in τ, a decrease in storage time, and a decrease in switching characteristics. will improve. , the state of strain in the nickel can be determined by controlling the temperature, gas flow rate, and diffusion time as shown in Figures 2 (a) to (d).
You can choose arbitrarily as shown. That is, each of the figures shows the strain in silicon detected by subjecting the emitter section to dilat etching, and the crystal orientation of the silicon is shown. Furthermore, Figures 1 (C) and (d) show cases where the distortion is considerably large, and the diagonal lines indicate that a dent has occurred, which is shown in black in the photograph. the above(
In order to generate the distortions shown in a) to (d), the following steps were carried out.
第2図(&)
加熱温度(’C) 105G
雰囲気ガスの種類と流量(L/分)、時間(分)へ
1 −1 −1
03 05−0.5−05
POCIs O−(15−0
時間(分)5−15−5
第2図(ロ)
加熱温度(℃)1o5゜
雰囲気ガスの種類と流量(L/分)、時間(9)鳥
1 −1 −1
へ 05− O5−05
POCIs O−05−0
時間(分)5−30−5
82図(e)
加熱温度CC) 1100
雰囲気ガスの種類と流量(L/分)、時−間@)Nx
1 −1 −1
へ 05−05−05
POCIs O−05−0
時間(分)5−15−5
第2図(d)
加熱温度(℃) 1100
雰囲気ガスの種類と流量(L/分)、時間@)Nx
1 −1 −1
020S 05 05
POClm 6 0.5 0
時間(分) 5−30−5
この発明によれば、エミッタ領−形廖によってシリコン
結晶中に歪を生じさせて不イッテング特性を改善するも
ので、従来のようにライフタイムを短かくする金属を拡
散することがないため、酸化シリコン膜が汚染されて生
ずるリーク電流に対する制限が不要で、任意にコントロ
ール−できるという顕著な効果がある。Figure 2 (&) Heating temperature ('C) 105G Type of atmospheric gas, flow rate (L/min), time (min)
1 -1 -1 03 05-0.5-05 POCIs O- (15-0 Time (minutes) 5-15-5 Figure 2 (B) Heating temperature (°C) 1o5° Type and flow rate of atmospheric gas (L / minute), time (9) bird
To 1 -1 -1 05- O5-05 POCIs O-05-0 Time (minutes) 5-30-5 Figure 82 (e) Heating temperature CC) 1100 Type and flow rate of atmospheric gas (L/min), hour- Between @)Nx
To 1 -1 -1 05-05-05 POCIs O-05-0 Time (min) 5-15-5 Fig. 2 (d) Heating temperature (℃) 1100 Type and flow rate of atmospheric gas (L/min), Time @)Nx
1 -1 -1 020S 05 05 POClm 6 0.5 0 Time (minutes) 5-30-5 According to the present invention, strain is generated in the silicon crystal by the emitter region shape to improve the unfitting characteristics. Since there is no diffusion of metal that shortens the lifetime as in the conventional method, there is no need to limit leakage current caused by contamination of the silicon oxide film, and there is a remarkable effect that it can be controlled arbitrarily.
第1図は半導体基板に対する不純物拡散用の装置を示す
断面図、第2図(1)〜(d)はいずれもエミッタ部の
ひずみを示す図である7、
1 加熱炉
2 反応容器
3.3′ シリコン基板
4&、4b 反応気体導入口
代理人 弁理士 井 上 −男
第1図
第2図
(lλ (b)
(C) (d、)手続補正書(
自発)
57.1.13
昭和 年 月 日
特許庁長官 島 1)春 樹 殿
1、事件の表示
昭和56年特許−第163422号
2、発明の名称
半導体装置の製造方法
3、補正をする者
事件との関係 特許出願人
(307)東京芝浦電気株式会社
4、代理人
〒144
東京都太田区曲出4−」目41@11号第−津野田ビル
井上特許争務所内
5、補正の対象
明細書の発明の詳細な説明の欄
6、補正の内容
明細書の第3頁第19行目(末社より2行目)および第
20行目(末社)を次に補正する。
1シリコンの格子に歪を生じさせるソース(きわめて為
濃度のドープ鷺、なお、リン原子はシリコン原子に比べ
て小さい原子半径を有する)が強制的にエミッタ」
以上FIG. 1 is a cross-sectional view showing an apparatus for diffusing impurities into a semiconductor substrate, and FIGS. 2 (1) to (d) are views showing strain in the emitter section. 7.1 Heating furnace 2 Reaction vessel 3.3 ' Silicon substrates 4&, 4b Reactive gas inlet agent Patent attorney Inoue Figure 1 Figure 2 (lλ (b) (C) (d,) Procedural amendment (
Voluntary) 57.1.13 Showa year, month, day, Japan Patent Office Commissioner Shima 1) Haruki Tono1, Indication of the case 1982 Patent - No. 1634222, Title of invention Method for manufacturing semiconductor device 3, Person making amendment case Relationship with Patent Applicant (307) Tokyo Shibaura Electric Co., Ltd. 4, Agent Address: 144 Kurude 4, Ota-ku, Tokyo, Item 41 @ No. 11 - Tsunoda Building Inoue Patent Dispute Office 5, Specification subject to amendment Column 6 of the Detailed Description of the Invention, page 3, line 19 (second line from the end) and line 20 (from the end) of the statement of contents of the amendment will be amended next. 1 A source that causes strain in the silicon lattice (a very highly doped heron; phosphorus atoms have a smaller atomic radius than silicon atoms) is forced to become an emitter.
Claims (1)
フタイムを短化させるφ段とを備えた半導体装−の製造
方法において、−ミツ−領域のシリコン結晶内に歪を生
じさせるように拡散の温度、ガス濃度の高い拡散を施す
ことによってエミッタ領域の形成とライフタイムの短化
とを排せ行表うことを特徴とする半導体装置の製造方法
。In a method for manufacturing a semiconductor device including formation of an emitter region using phosphorus oxychloride as a diffusion source and a φ stage for shortening the lifetime, the diffusion temperature is adjusted so as to cause strain in the silicon crystal of the region. A method of manufacturing a semiconductor device, characterized in that formation of an emitter region and shortening of lifetime are eliminated by performing diffusion with a high gas concentration.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16342281A JPS5866336A (en) | 1981-10-15 | 1981-10-15 | Method of manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16342281A JPS5866336A (en) | 1981-10-15 | 1981-10-15 | Method of manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5866336A true JPS5866336A (en) | 1983-04-20 |
Family
ID=15773595
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16342281A Pending JPS5866336A (en) | 1981-10-15 | 1981-10-15 | Method of manufacturing semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5866336A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111341650A (en) * | 2020-03-13 | 2020-06-26 | 天水天光半导体有限责任公司 | Bubble-emitting phosphorus diffusion process method for reducing triode reverse amplification factor |
-
1981
- 1981-10-15 JP JP16342281A patent/JPS5866336A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111341650A (en) * | 2020-03-13 | 2020-06-26 | 天水天光半导体有限责任公司 | Bubble-emitting phosphorus diffusion process method for reducing triode reverse amplification factor |
CN111341650B (en) * | 2020-03-13 | 2023-03-31 | 天水天光半导体有限责任公司 | Bubble-emitting phosphorus diffusion process method for reducing triode reverse amplification factor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3165811A (en) | Process of epitaxial vapor deposition with subsequent diffusion into the epitaxial layer | |
US2840497A (en) | Junction transistors and processes for producing them | |
US3748198A (en) | Simultaneous double diffusion into a semiconductor substrate | |
US3242018A (en) | Semiconductor device and method of producing it | |
US3507716A (en) | Method of manufacturing semiconductor device | |
US3128530A (en) | Production of p.n. junctions in semiconductor material | |
US4235650A (en) | Open tube aluminum diffusion | |
US3783050A (en) | Method of making semiconductor device using polycrystal thin film for impurity diffusion | |
US3345222A (en) | Method of forming a semiconductor device by etching and epitaxial deposition | |
US3502515A (en) | Method of fabricating semiconductor device which includes region in which minority carriers have short lifetime | |
JPS5866336A (en) | Method of manufacturing semiconductor device | |
US2827403A (en) | Method for diffusing active impurities into semiconductor materials | |
US3612958A (en) | Gallium arsenide semiconductor device | |
JP2725460B2 (en) | Manufacturing method of epitaxial wafer | |
US3574007A (en) | Method of manufacturing improved mis transistor arrays | |
JPS62210618A (en) | Manufacture of semiconductor element | |
US3846194A (en) | Process for producing lightly doped p and n-type regions of silicon on an insulating substrate | |
US3634133A (en) | Method of producing a high-frequency silicon transistor | |
US3287188A (en) | Method for producing a boron diffused sillicon transistor | |
JPS63182815A (en) | Manufacture of epitaxial wafer | |
JP2762190B2 (en) | Silicon wafer manufacturing method | |
JPH05291134A (en) | Formingation of epitaxial layer | |
JPS635534A (en) | Manufacture of semiconductor device | |
JP3407345B2 (en) | Oxygen concentration measurement method for silicon substrate | |
JPS6335092B2 (en) |