JPS5848135A - デ−タバス制御方式 - Google Patents

デ−タバス制御方式

Info

Publication number
JPS5848135A
JPS5848135A JP56146860A JP14686081A JPS5848135A JP S5848135 A JPS5848135 A JP S5848135A JP 56146860 A JP56146860 A JP 56146860A JP 14686081 A JP14686081 A JP 14686081A JP S5848135 A JPS5848135 A JP S5848135A
Authority
JP
Japan
Prior art keywords
data
line
computer
bus
path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56146860A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0136740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Akira Watanabe
晃 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56146860A priority Critical patent/JPS5848135A/ja
Publication of JPS5848135A publication Critical patent/JPS5848135A/ja
Publication of JPH0136740B2 publication Critical patent/JPH0136740B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Selective Calling Equipment (AREA)
JP56146860A 1981-09-17 1981-09-17 デ−タバス制御方式 Granted JPS5848135A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56146860A JPS5848135A (ja) 1981-09-17 1981-09-17 デ−タバス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56146860A JPS5848135A (ja) 1981-09-17 1981-09-17 デ−タバス制御方式

Publications (2)

Publication Number Publication Date
JPS5848135A true JPS5848135A (ja) 1983-03-22
JPH0136740B2 JPH0136740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-08-02

Family

ID=15417193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56146860A Granted JPS5848135A (ja) 1981-09-17 1981-09-17 デ−タバス制御方式

Country Status (1)

Country Link
JP (1) JPS5848135A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6347866A (ja) * 1986-08-15 1988-02-29 Hitachi Ltd 信号制御回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5176940A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1974-12-27 1976-07-03 Hitachi Ltd
JPS5619249A (en) * 1979-07-26 1981-02-23 Nec Corp Information transmitting system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5176940A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1974-12-27 1976-07-03 Hitachi Ltd
JPS5619249A (en) * 1979-07-26 1981-02-23 Nec Corp Information transmitting system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6347866A (ja) * 1986-08-15 1988-02-29 Hitachi Ltd 信号制御回路

Also Published As

Publication number Publication date
JPH0136740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-08-02

Similar Documents

Publication Publication Date Title
US4093823A (en) Statistical multiplexing system for computer communications
US4373183A (en) Bus interface units sharing a common bus using distributed control for allocation of the bus
US4719621A (en) Packet fastbus
US4570220A (en) High speed parallel bus and data transfer method
US4363094A (en) Communications processor
US4807109A (en) High speed synchronous/asynchronous local bus and data transfer method
US4914653A (en) Inter-processor communication protocol
EP0074864B1 (en) System and method for name-lookup in a local area network data communication system
RU2454710C2 (ru) Коммуникационный модуль
US4337465A (en) Line driver circuit for a local area contention network
EP0051794B1 (en) Distributed-structure message switching system on random-access channel for message dialogue among processing units
US4744023A (en) Processor access control arrangement in a multiprocessor system
JP2561759B2 (ja) マルチプロセッサシステムおよびそのメッセージ送受信制御装置
JPS6262697A (ja) デ−タ送信制御方式
CN101930416A (zh) 硬件协助处理器间的沟通
CN1109307C (zh) 在处理器单元之间交换数据的系统
US5459836A (en) Inter-processor communication net
GB2301996A (en) Intermodular communications using system bus controllers
US6374282B1 (en) Method and apparatus for tracking multi-threaded system area network (SAN) traffic
JPS585867A (ja) デ−タ伝送方法および装置
JPS5848135A (ja) デ−タバス制御方式
JPS6217779B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3639651B2 (ja) 少なくとも２台のプロセッサからなる情報処理装置
Jensen A distributed function computer for real-time control
US4630197A (en) Anti-mutilation circuit for protecting dynamic memory