JPS584459A - アドレス・モ−ド可変計算機におけるアドレス比較方式 - Google Patents

アドレス・モ−ド可変計算機におけるアドレス比較方式

Info

Publication number
JPS584459A
JPS584459A JP56102622A JP10262281A JPS584459A JP S584459 A JPS584459 A JP S584459A JP 56102622 A JP56102622 A JP 56102622A JP 10262281 A JP10262281 A JP 10262281A JP S584459 A JPS584459 A JP S584459A
Authority
JP
Japan
Prior art keywords
address
event
control register
mode
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56102622A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6259341B2 (enrdf_load_stackoverflow
Inventor
Katsumi Onishi
克己 大西
Fumio Matsunoshita
松野下　文郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56102622A priority Critical patent/JPS584459A/ja
Publication of JPS584459A publication Critical patent/JPS584459A/ja
Publication of JPS6259341B2 publication Critical patent/JPS6259341B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
JP56102622A 1981-06-30 1981-06-30 アドレス・モ−ド可変計算機におけるアドレス比較方式 Granted JPS584459A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56102622A JPS584459A (ja) 1981-06-30 1981-06-30 アドレス・モ−ド可変計算機におけるアドレス比較方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56102622A JPS584459A (ja) 1981-06-30 1981-06-30 アドレス・モ−ド可変計算機におけるアドレス比較方式

Publications (2)

Publication Number Publication Date
JPS584459A true JPS584459A (ja) 1983-01-11
JPS6259341B2 JPS6259341B2 (enrdf_load_stackoverflow) 1987-12-10

Family

ID=14332338

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56102622A Granted JPS584459A (ja) 1981-06-30 1981-06-30 アドレス・モ−ド可変計算機におけるアドレス比較方式

Country Status (1)

Country Link
JP (1) JPS584459A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05241897A (ja) * 1992-02-12 1993-09-21 Nec Corp 情報処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05241897A (ja) * 1992-02-12 1993-09-21 Nec Corp 情報処理装置

Also Published As

Publication number Publication date
JPS6259341B2 (enrdf_load_stackoverflow) 1987-12-10

Similar Documents

Publication Publication Date Title
US3564506A (en) Instruction retry byte counter
US6061783A (en) Method and apparatus for manipulation of bit fields directly in a memory source
JP3072705B2 (ja) スーパースカラ・プロセッサの電力消費を減少させる回路及び方法
CA1242282A (en) Instruction prefetch buffer control
US4584640A (en) Method and apparatus for a compare and swap instruction
US5093908A (en) Method and apparatus for executing instructions in a single sequential instruction stream in a main processor and a coprocessor
US5734817A (en) Method for making a data base available to a user program during data base recovery
US4414627A (en) Main memory control system
JPS63193253A (ja) データ処理装置及び方法
JPH0429093B2 (enrdf_load_stackoverflow)
NO155830B (no) Databehandlingssystem.
JPS6255736A (ja) デジタルプロセッサ制御装置
US4866599A (en) Call instruction, return instruction and trap procedure for ring crossing architecture
CA1181865A (en) Microprogrammed control of extended integer instructions through use of a data type field in a central processor unit
CA1222323A (en) Method and apparatus for signed and unsigned bounds check
US4368532A (en) Memory checking method
US6370639B1 (en) Processor architecture having two or more floating-point status fields
US4314350A (en) Self-checking arithmetic unit
JPS59231652A (ja) メモリアクセス・オ−バラツプ検出方式
US5051894A (en) Apparatus and method for address translation of non-aligned double word virtual addresses
US5265204A (en) Method and apparatus for bit operational process
JPS584459A (ja) アドレス・モ−ド可変計算機におけるアドレス比較方式
EP0201848A2 (en) Information processing system with enhanced instruction execution and support control
US3931611A (en) Program event recorder and data processing system
KR930003399B1 (ko) 마이크로프로그램된 소프트웨어 명령 실행장치 및 방법