JPS5844525A - Access controlling system - Google Patents

Access controlling system

Info

Publication number
JPS5844525A
JPS5844525A JP14293781A JP14293781A JPS5844525A JP S5844525 A JPS5844525 A JP S5844525A JP 14293781 A JP14293781 A JP 14293781A JP 14293781 A JP14293781 A JP 14293781A JP S5844525 A JPS5844525 A JP S5844525A
Authority
JP
Japan
Prior art keywords
input
data
program
access
order
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14293781A
Other languages
Japanese (ja)
Inventor
Hitoshi Kimura
均 木村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14293781A priority Critical patent/JPS5844525A/en
Publication of JPS5844525A publication Critical patent/JPS5844525A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To exclude a process related to the control of transmission of data, by feeding the data given from a processor to an input/output device based on the priority order of a control table when access is requested from the processor. CONSTITUTION:When access requests are given from application programs P1-Pn, a processing part 5 executes an access controlling program 3 and writes the access requests in tables T1-T3 for each input and output. While the program 3 analyzes both a chain column CH and switch column SW to decide the data to be transmitted. For instance, the levels of matrix columns are set higher in order of Q0-Q2. In this case, the order of transmission of data B, A and C is informed to the part 5. Then the part 5 starts a control program 4, and data A-C in a memory 6 are fed to input/output devices I1-I3 in order of B, A and C. In such way, a program can be produced regardless of the input/output state when the application program is produced.

Description

【発明の詳細な説明】 本発明は送信データを優先1[K制御するアクセス制御
方式に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an access control method for controlling transmission data with priority 1[K.

端末制御装置において実行される応用ブリグラムは、具
−ザのニーズ郷によりその種類は多様であシ、且つその
数も多い。一般に端末制御装置の制御、処理手段として
は比較的小規模な処理装置(Yイタ四プ胃セサ等)が組
込まれている。このような端末制御装置に接続された入
出力装置に対し、上述のような多数の応用プログツムか
らのアクセス要求(例えばメツセージ送出)が生じた場
合には競合を生ずる。この九め従来は、応用プログツム
の作成時に、競合を避ける配慮を加えてブリグラムを作
成する必要がありた。
The types of applied program programs executed in the terminal control device are diverse depending on the needs of the user, and there are a large number of them. Generally, a relatively small-scale processing device (such as a Yita-shipu stomach separator) is incorporated as the control and processing means of the terminal control device. If access requests (for example, message sending) are made from a large number of application programs as described above to an input/output device connected to such a terminal control device, contention will occur. Conventionally, when creating an application program, it was necessary to create a program with consideration given to avoiding conflicts.

本発明は上記の問題点を解決するためKlされた40で
データの送信制御管容易とするアクセス制御方式の提供
を目的とする。
SUMMARY OF THE INVENTION In order to solve the above problems, it is an object of the present invention to provide an access control method that facilitates control of data transmission in K140.

本発明は、複数の入出力装置と、複数の処理手おいて、
前配入出力装置毎に設けられた管理テーブルと、前記処
理手段からのアクセス要求データを前記管理テーブルに
格納する手段と、前記管理テーブル内のアクセス要求デ
ータの優先順位を判別する手段とを備え、前記処理手段
からのアクセス要求を生じた際、前記管理テーブルの優
先順位に基づいて、前記処理手段によシ発せられたデー
タを前記入出力装置に送出することを特徴とするアク七
ス制御方式である。
The present invention includes a plurality of input/output devices and a plurality of processing units,
A management table provided for each front input/output device, means for storing access request data from the processing means in the management table, and means for determining the priority order of the access request data in the management table. , an access control characterized in that when an access request is generated from the processing means, the data issued by the processing means is sent to the input/output device based on the priority order of the management table. It is a method.

以下、本発明を図面によって説明する。第1図は本発明
の一実施例を説明するプルツク図、第2図は本発明の一
実施例を説明するフローチャートであシ、1,2.6は
メモリ、3はアクセス制御プログラム、4は制御プログ
ラム、5は処理部、A、B、Cはデータ、L 、It−
LFi入出力装置、P、 、P、 、Pnは応用ブーグ
ラム、Qo 。
Hereinafter, the present invention will be explained with reference to the drawings. FIG. 1 is a pull diagram for explaining an embodiment of the present invention, and FIG. 2 is a flowchart for explaining an embodiment of the present invention, 1 and 2.6 are memories, 3 is an access control program, and 4 is a flow chart for explaining an embodiment of the present invention. Control program, 5 is a processing unit, A, B, C are data, L, It-
LFi input/output device, P, , P, , Pn are applied boograms, Qo.

Q、、Q茸は行列欄、T鵞e TI * TIはテーブ
ル、CHはチェイン欄、SWはスイッチ欄である。第1
図におけるメモリ6には、入出力装置Il、I。
Q, , Q mushroom is a matrix column, T TI * TI is a table, CH is a chain column, and SW is a switch column. 1st
The memory 6 in the figure includes input/output devices Il, I.

及びI、)て対応して、それぞれテーブルT、、T。and I,) correspondingly, tables T,,T, respectively.

及びT、を設けである。これらのテーブルには、チェイ
ン欄CHとスイッチ欄8Wとが設けられ、アクセス要求
に待ち行列を生じたときにチェイン欄CHKrlJを書
込み、またスイッチ欄SWKはrOJ 、rlJ 、又
は「2」を書込む。この他の行列欄Q・ *QzQ*は
、受付けられたアクセス要求が記録される欄である。
and T are provided. These tables are provided with a chain column CH and a switch column 8W, and when a queue is generated for an access request, the chain column CHKrlJ is written, and rOJ, rlJ, or "2" is written in the switch column SWK. . Another matrix column Q*QzQ* is a column in which accepted access requests are recorded.

第1図において、応用プログラムP@−Pnがらアクセ
ス要求(例えばデータ送信依頼)が発せられ丸線、II
&理部5はアクセス制御プログラム3を実行させること
によシ、そのアクセス要求を、I10別にテーブルT1
〜T、に書込む。一方、アクセス制御プ璽グッム3は、
テーブル(T、〜T畠)のチェイン欄CHとスイッチ欄
8Wとを解析し送信すべきデータを決定する。例えば行
列欄Q、〜Q、は、Q・→Qmの順でレベルが高いとす
れば、データ81人、Cのl[K送出することを処理部
IK報せる。処理部5は制御プログラム4を起動して、
メモリ6内のデーjll(人〜C)を、31人、Cの順
に入出力装置I、〜1.へytgち。
In FIG. 1, an access request (for example, a data transmission request) is issued from the application program P@-Pn, and a circle line, II
& The science department 5 executes the access control program 3 and sends the access requests to the table T1 for each I10.
~Write to T. On the other hand, the access control program 3 is
The chain column CH and switch column 8W of the table (T, -T Hatake) are analyzed to determine the data to be transmitted. For example, if the matrix columns Q, . The processing unit 5 starts the control program 4 and
The data jll (people ~ C) in the memory 6 are stored in the input/output devices I, ~1 . Heytgchi.

上記O処理手順を示したのが@2図のフルーチャートで
ある。
The flowchart in Figure @2 shows the above O processing procedure.

以上のように本発明は、応用プログラムの作成時KI1
0状態とは関係なく、プログラムを作成することができ
、データの送信制御に関る処理を省略しうる利点を有す
る。
As described above, in the present invention, when creating an application program, KI1
This has the advantage that a program can be created regardless of the 0 state, and that processing related to data transmission control can be omitted.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を説明するプシツク図、第2
図は本発明の一実施例を説明するフローチャートであ)
、図中に用いた符号は次の通りである。 1.2.6はメモリ、3はアクセス制御プログラム、4
#i制御プログラム、5は処理部、A、B。 Cはデータ、工I+”Mr”aは入出力装置、P、。 P、、Pnは応用プログラム、Q、 、Q、  、Q。 は行列欄、T、 、T、 、T、けテーブル、C)(は
チェイン欄、SWはスイッチ欄を示す。 矛 1 図 アQ
FIG. 1 is a schematic diagram explaining one embodiment of the present invention, and FIG.
(The figure is a flowchart explaining one embodiment of the present invention)
, the symbols used in the figure are as follows. 1.2.6 is memory, 3 is access control program, 4
#i control program, 5 is a processing unit, A, B; C is data, engineering I+"Mr"a is input/output device, P. P, ,Pn is an application program,Q, ,Q, ,Q. indicates the matrix column, T, , T, , T, table, C) ( indicates the chain column, and SW indicates the switch column.

Claims (1)

【特許請求の範囲】[Claims] 複数の入出力装置と、複数の処理手段とを有し、前記処
理手段からのアクセス要求に基づいて、前記入出力装置
にアクセスするアクセス制御方式において、前記入出力
妓置毎に設けられた管理テーブルと、前記処理手段から
Oアクセス要求データを前記管理テーブルに格納する手
段と、前記管理テーブル内のアクセス要求データの優先
順位を判別すゐ手段とを備え、前記処理手段からのアク
セス要求音生じた際、前記管理テーブルの優先順位に基
づいて、前記処理手段によ〉発せられたデーターを前記
入出力装置に送出することを特許とすゐアクセス制御方
式。
In an access control method that has a plurality of input/output devices and a plurality of processing means, and accesses the input/output devices based on an access request from the processing means, the management provided for each input/output station is provided. a table; means for storing O access request data from the processing means in the management table; and means for determining the priority order of the access request data in the management table; The patented access control method transmits the data issued by the processing means to the input/output device based on the priority order of the management table.
JP14293781A 1981-09-10 1981-09-10 Access controlling system Pending JPS5844525A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14293781A JPS5844525A (en) 1981-09-10 1981-09-10 Access controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14293781A JPS5844525A (en) 1981-09-10 1981-09-10 Access controlling system

Publications (1)

Publication Number Publication Date
JPS5844525A true JPS5844525A (en) 1983-03-15

Family

ID=15327107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14293781A Pending JPS5844525A (en) 1981-09-10 1981-09-10 Access controlling system

Country Status (1)

Country Link
JP (1) JPS5844525A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60156137A (en) * 1983-09-30 1985-08-16 Fujitsu Ltd Request pattern data transferring device
JPS6193009A (en) * 1984-10-11 1986-05-12 木崎 学 Three-way sealing machine for clothing and green and fruit
JPS6193015A (en) * 1984-10-11 1986-05-12 木崎 学 Packaging film in three-way sealing machine for clothing andgreen and fruit and guid apparatus for material to be packaged
US5921067A (en) * 1996-08-14 1999-07-13 Fuji Photo Film Co., Ltd. Pillow type packaging apparatus

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60156137A (en) * 1983-09-30 1985-08-16 Fujitsu Ltd Request pattern data transferring device
JPS6193009A (en) * 1984-10-11 1986-05-12 木崎 学 Three-way sealing machine for clothing and green and fruit
JPS6193015A (en) * 1984-10-11 1986-05-12 木崎 学 Packaging film in three-way sealing machine for clothing andgreen and fruit and guid apparatus for material to be packaged
JPH0314682B2 (en) * 1984-10-11 1991-02-27 Manabu Kizaki
US5921067A (en) * 1996-08-14 1999-07-13 Fuji Photo Film Co., Ltd. Pillow type packaging apparatus
US6109001A (en) * 1996-08-14 2000-08-29 Fuji Photo Film Co., Ltd. Tape attacher
US6119435A (en) * 1996-08-14 2000-09-19 Fuji Photo Film Co., Ltd. Tape attacher

Similar Documents

Publication Publication Date Title
JPS5844525A (en) Access controlling system
JPS58169661A (en) Data processing system
JPS61101864A (en) Program control system
JPS59188749A (en) System for controlling data transfer
JPH01305461A (en) Right of using bus control system
JPH02129753A (en) Multiprocessor system
JPS61216069A (en) Channel controlling system
JP2785855B2 (en) Information processing device
JPS6314260A (en) System for generating communication control program
JPH0533414B2 (en)
JPS6158359A (en) Data transmission equipment
JPS6126140A (en) Data exchange system
JPH02222059A (en) Multiprocessor system
JPS63304351A (en) Sharing control system for peripheral device
JPS5597655A (en) Memory access system
JPS61273659A (en) Data processing system
JPH07319802A (en) Data transfer system
JPH0293971A (en) Memory access circuit
JPH10187581A (en) Interface device and interface change method
JPH04175957A (en) Data transfer device
JPH09212471A (en) Device and method for parallel processing program execution
JPS61120262A (en) Inter-memory intelligent dma controller
JPH04162106A (en) Remote input/output system for programmable controller
JPH04107724A (en) Fast input/output control system for external storage
JPS57101929A (en) Common memory access system from data channel device