JPS5830326U - Receiving machine - Google Patents

Receiving machine

Info

Publication number
JPS5830326U
JPS5830326U JP12401881U JP12401881U JPS5830326U JP S5830326 U JPS5830326 U JP S5830326U JP 12401881 U JP12401881 U JP 12401881U JP 12401881 U JP12401881 U JP 12401881U JP S5830326 U JPS5830326 U JP S5830326U
Authority
JP
Japan
Prior art keywords
signal
stored
pulse train
width modulated
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12401881U
Other languages
Japanese (ja)
Inventor
誠 山田
沓山 弘
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP12401881U priority Critical patent/JPS5830326U/en
Publication of JPS5830326U publication Critical patent/JPS5830326U/en
Pending legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

図面はこの考案の受信機の1実施例を示し、第1図は一
部のブロック図、第2図はPWM信号の説明図、第3図
は第1図の動作説明用の波形図である。 SG・・・信号発生回路、10・・・積分回路、11・
・・検出回路、12・・・FETスイッチ素子。
The drawings show one embodiment of the receiver of this invention, Fig. 1 is a partial block diagram, Fig. 2 is an explanatory diagram of a PWM signal, and Fig. 3 is a waveform diagram for explaining the operation of Fig. 1. . SG...signal generation circuit, 10...integrator circuit, 11.
...Detection circuit, 12...FET switch element.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 受信選局用のパルス幅変調信号用のパルス列信、  号
の記憶時に、パルス列信号を順次に変化させ記憶すべき
局のパルス列信号を記憶し、受信選局時に、前記記憶し
た当該局のパイレス列信号にもと匈くパルス幅変調信号
を出力する信号発生回路と、−該信号発生回路のパルス
幅変調信号をアナログ変換し同調指示信号を出力する積
分回路とを備え、前記同調指示信号により受信選局を行
なう受信機において、前記記憶時に受信信号の変動を検
出する検出回路と、該検出回路の出力により前記積分回
路の時定数を小さく切り換えるスイッチング手段とを設
けた受信機。
A pulse train signal for a pulse width modulated signal for reception tuning. When storing the signal, the pulse train signal is sequentially changed and the pulse train signal of the station to be stored is stored, and when reception tuning is performed, the pulse train signal of the stored station is stored. a signal generating circuit that outputs a pulse width modulated signal in response to a signal; and an integrating circuit that converts the pulse width modulated signal of the signal generating circuit into analog and outputs a tuning instruction signal, the signal generating circuit receiving the tuning instruction signal; A receiver for selecting a channel, comprising: a detection circuit for detecting fluctuations in the received signal during storage; and switching means for switching the time constant of the integrating circuit to a smaller value based on the output of the detection circuit.
JP12401881U 1981-08-20 1981-08-20 Receiving machine Pending JPS5830326U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12401881U JPS5830326U (en) 1981-08-20 1981-08-20 Receiving machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12401881U JPS5830326U (en) 1981-08-20 1981-08-20 Receiving machine

Publications (1)

Publication Number Publication Date
JPS5830326U true JPS5830326U (en) 1983-02-28

Family

ID=29917905

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12401881U Pending JPS5830326U (en) 1981-08-20 1981-08-20 Receiving machine

Country Status (1)

Country Link
JP (1) JPS5830326U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6356824U (en) * 1986-10-02 1988-04-15

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6356824U (en) * 1986-10-02 1988-04-15

Similar Documents

Publication Publication Date Title
JPS5830326U (en) Receiving machine
JPS59174773U (en) VTR playback signal sending device
JPS58101523U (en) AGC device for pulse reception signals
JPS60184133U (en) Battery backup memory circuit
JPS59193023U (en) television receiver
JPS59153596U (en) Storage device
JPS60169953U (en) Antenna switching control device
JPS58108534U (en) Volatile memory battery backup device
JPS593666U (en) test signal generator
JPS5981114U (en) Power amplifier bias control device
JPS6072047U (en) Communication device
JPS5878734U (en) phase comparison relay
JPS58182531U (en) AM receiver intermediate frequency filter automatic switching circuit
JPS59104340U (en) Absence recording device
JPS59134937U (en) Automatic sweep electronic tuning device
JPS5835197U (en) tape recorder with radio
JPS5974540U (en) Recording mute method
JPS60163529U (en) Pause mode control device
JPS59184374U (en) engine starting device
JPS6135460U (en) Modem test equipment
JPS62180302U (en)
JPS59159087U (en) Channel setting device for multi-channel remote control device
JPS5891173U (en) Peak level detection circuit
JPS5832597U (en) waveform storage device
JPS63122268U (en)