JPS5826566B2 - Switch circuit for preventing malfunction - Google Patents

Switch circuit for preventing malfunction

Info

Publication number
JPS5826566B2
JPS5826566B2 JP51032191A JP3219176A JPS5826566B2 JP S5826566 B2 JPS5826566 B2 JP S5826566B2 JP 51032191 A JP51032191 A JP 51032191A JP 3219176 A JP3219176 A JP 3219176A JP S5826566 B2 JPS5826566 B2 JP S5826566B2
Authority
JP
Japan
Prior art keywords
voltage
signal generation
drive signal
generation source
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP51032191A
Other languages
Japanese (ja)
Other versions
JPS52115134A (en
Inventor
寛 辻岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP51032191A priority Critical patent/JPS5826566B2/en
Publication of JPS52115134A publication Critical patent/JPS52115134A/en
Publication of JPS5826566B2 publication Critical patent/JPS5826566B2/en
Expired legal-status Critical Current

Links

Description

【発明の詳細な説明】 本発明は卓上電子計算機、レジスター等の電子機器にお
ける誤動作防止手段にある。
DETAILED DESCRIPTION OF THE INVENTION The present invention resides in means for preventing malfunctions in electronic devices such as desktop computers and registers.

即ち、例えば卓上電子計算機において、電源をOFF操
作するとLSI等の制御部(駆動信号発生源)の電源は
負荷(被駆動部)用の電源に比較して早く立ち上り(マ
イナスレベルからグランドレベル側に上昇)、その間ラ
ンダムに駆動信号が駆動信号発生源から出力され、被駆
動部が誤動作するものであった。
In other words, when the power is turned OFF in a desktop computer, for example, the power for the control unit (drive signal generation source) such as an LSI rises earlier (from the negative level to the ground level) than the power for the load (driven unit). During this period, drive signals were randomly output from the drive signal generation source, causing the driven section to malfunction.

本発明は前記誤動作を防止する回路を提供する。The present invention provides a circuit that prevents the above-mentioned malfunction.

そして、本発明の特徴としては上記誤動作防止回路を簡
単な回路構成で達威し、また極めて安価に構成し得るも
のにしたところである。
A feature of the present invention is that the above-mentioned malfunction prevention circuit is achieved with a simple circuit configuration and can be constructed at extremely low cost.

前記した誤動作は第1図に示す如く、駆動信号発生源(
制御部)へ供給される電位■□と被駆動部(負荷)へ供
給される電位V2とがOFFされると、図示の如くグラ
ンドレベルに立上る。
As shown in Fig. 1, the above-mentioned malfunction is caused by the drive signal generation source (
When the potential ■□ supplied to the control section) and the potential V2 supplied to the driven section (load) are turned off, they rise to the ground level as shown in the figure.

この場合、電位■1の立上りは電位v2の立上りに比較
して速く動作する。
In this case, the rise of the potential ■1 operates faster than the rise of the potential v2.

そして、電位■1のE点は制御部を構成するLSIスペ
ックの限界点を示し、また電位■2のD点は負荷が動作
できなくなる点を示す。
Point E at potential (1) indicates the limit point of the LSI specifications constituting the control section, and point D at potential (2) indicates the point at which the load becomes inoperable.

前記■1の電位は電源OFF操作により、E点に到達す
ると、このE点からグランドレベルの間において駆動信
号発生源(制御部)が不安定な状態となる。
When the potential (1) reaches point E due to the power OFF operation, the drive signal generation source (control unit) becomes unstable between the point E and the ground level.

また、前記電源OFF操作によって、電位V1がE点に
達する時点に比して電位v2がD点に達するまでにto
の時間を要する。
Further, due to the power OFF operation, the potential V2 reaches the point D compared to the time the potential V1 reaches the point E.
It takes time.

このため、前記t0の時間内に駆動信号発生源より不安
定な状態でランダムに信号が出力されると、被駆動部で
ある負荷において誤動作が行われるものであった。
For this reason, if a signal is randomly output in an unstable state from the drive signal generation source within the time t0, a malfunction occurs in the load, which is the driven section.

従って、従来では上記誤動作を防止するために第2図に
示す構成としていた。
Therefore, conventionally, in order to prevent the above-mentioned malfunction, a configuration as shown in FIG. 2 has been adopted.

つまり、第2図において、ブロック1はLSI等の制御
部を構成する駆動信号発生源、ブロック2はブロック3
で示す負荷であるところの被駆動部を駆動するための駆
動回路を示す。
In other words, in FIG. 2, block 1 is a drive signal generation source constituting a control section such as an LSI, and block 2 is a block 3.
1 shows a drive circuit for driving a driven part, which is a load shown in FIG.

Zlはツェナーダイオードの様な定電圧素子、R1−R
3は抵抗s Qt及びQ2はスイッチ用のトランジスタ
、Vlはブロック1用の電源電圧、■2はブロック3用
の電源電圧、Einは電源電圧■2のレギュレート前の
電源、ツェナーダイオードZ2と抵抗R4とトランジス
タQ3からなる回路は電源電圧■2のレギュレータを示
す。
Zl is a constant voltage element like a Zener diode, R1-R
3 is the resistor s Qt and Q2 are switch transistors, Vl is the power supply voltage for block 1, ■2 is the power supply voltage for block 3, Ein is the power supply voltage before regulation of ■2, Zener diode Z2 and resistor The circuit consisting of R4 and transistor Q3 represents a regulator of power supply voltage 2.

この通常動作状態においてはIVII>IVZIであっ
て(Vz:ツェナー電圧)、Qlにはベース電流が流れ
てQlがON状態にある。
In this normal operating state, IVII>IVZI (Vz: Zener voltage), a base current flows through Ql, and Ql is in the ON state.

このため、Q2のベース電位は略グランドレベルにクラ
ンプされるからQ2がOFF状態にあり、Q3のベース
電位には影響を与えず電源電位v2は正常に出力される
Therefore, since the base potential of Q2 is clamped to approximately the ground level, Q2 is in an OFF state, and the power supply potential v2 is normally output without affecting the base potential of Q3.

上記通常動作状態において電源をOFF操作すると、電
源電圧■1及び■2は第1図に示すvl、V2の如く立
上るから、電源電圧v1がVzに達した時点でQlは0
FFL、、これによりQ2がON状態となる。
When the power is turned off in the above normal operating state, the power supply voltages (1) and (2) rise as vl and V2 shown in Figure 1, so when the power supply voltage v1 reaches Vz, Ql becomes 0.
FFL...This turns Q2 into the ON state.

Q2がONになるとQ3のベースは略グランドレベルに
クランプされるために、Q3がOFF状態になり、この
電源電圧■2は第1図で明らかな様に、■1がVzに達
した時点でカントオフされる。
When Q2 is turned ON, the base of Q3 is clamped to approximately the ground level, so Q3 is turned OFF, and as is clear from Figure 1, this power supply voltage (■2) decreases when ■1 reaches Vz. Canted off.

即ち1.駆動信号発生源1の電源■1が限界点Eに達す
る迄に、被駆動部3の電源■2をカットオフすることに
よって電源OFF時の誤動作を防止するものである。
Namely 1. By cutting off the power source (2) of the driven section 3 until the power source (1) of the drive signal generation source 1 reaches the limit point E, malfunctions when the power is turned off are prevented.

上記の様な誤動作防止回路構成にあっては、この回路構
成が非常に複雑であること、高価な定電圧素子(ツェナ
ーダイオード)とトランジスタを2段必要としてコスト
的に極めて不利なこと、通常動作時にQlがON状態に
あって、Qlのコレクタ電流によるパワーロスがある等
の欠点があり、好ましい誤動作防止回路と言えなかった
The above-mentioned malfunction prevention circuit configuration is extremely complicated, requires two stages of expensive constant voltage elements (Zener diodes) and transistors, and is extremely disadvantageous in terms of cost. There are drawbacks such as power loss due to Ql's collector current when Ql is in the ON state at times, and it cannot be said to be a desirable malfunction prevention circuit.

本発明は安価な部品と簡単な回路構成により誤動作防止
回路を設けた新規な誤動作防止構成を提供するものであ
る。
The present invention provides a novel malfunction prevention structure in which a malfunction prevention circuit is provided using inexpensive parts and a simple circuit configuration.

以下、本発明について第3図の回路構成及び第4図の動
作説明図と共に説明する。
The present invention will be described below with reference to the circuit configuration shown in FIG. 3 and the operational diagram shown in FIG. 4.

第3図において、ブロック1はLSI等の制御部を構成
する駆動信号発生源、ブロック2はブロック3で示す負
荷であるところの被駆動部を駆動するための駆動回路を
示す。
In FIG. 3, block 1 shows a drive signal generation source constituting a control section such as an LSI, and block 2 shows a drive circuit for driving a driven part, which is a load shown by block 3.

また、■1はブロック1用の電源電圧、■2はブロック
3用の電源電圧を示し、上記第2図の■1゜v2と同様
である。
Further, 1 indicates the power supply voltage for block 1, and 2 indicates the power supply voltage for block 3, which is the same as 1°v2 in FIG. 2 above.

そしてs Q4はスイッチ用トランジスタ、R3−R6
は抵抗素子、C1は電源電圧v1と前記■、より小さい
電圧v3との電圧差を保持するコンデンサ、FはQ4の
ベース電圧である。
And s Q4 is a switching transistor, R3-R6
C1 is a resistive element, C1 is a capacitor that maintains the voltage difference between the power supply voltage v1 and the smaller voltage v3 mentioned above, and F is the base voltage of Q4.

この通常の動作状態において、Q4のベース電流はR5
を通じて電圧■3から供給され、駆動信号発生源1より
駆動信号(グランドレベルの信号)が発生すると該Q4
がONL、、1駆動回路2を介して被駆動部3が、駆動
される。
In this normal operating condition, the base current of Q4 is R5
When the drive signal (ground level signal) is generated from the drive signal generation source 1, the voltage Q4 is supplied from the voltage Q4.
ONL, , 1 The driven section 3 is driven via the drive circuit 2.

そして、この時コンデンサC1にはl■11 1 ■s
1−V4なる電位差が充電保持されている。
At this time, the capacitor C1 has l■11 1 ■s
A potential difference of 1-V4 is maintained.

前記通常の動作状態から電源のOFF操作をすると、第
4図に示す如く電源電圧■、と■2は立上るが) Q4
のベース電位はFで示す様に■1よりV4だけ高い電位
に持ち上げられる。
When the power is turned off from the normal operating state, the power supply voltages ■ and ■2 rise as shown in Figure 4) Q4
As shown by F, the base potential of is raised to a potential higher than ■1 by V4.

従って■1が限界電圧Eに達する時点ではQ4のベース
とエミッタ間を逆バイアス電圧(グランドレベルより高
い電位)になし、このQ4を完全にOFF状態にする。
Therefore, at the point when 1 reaches the limit voltage E, a reverse bias voltage (a potential higher than the ground level) is applied between the base and emitter of Q4, and Q4 is completely turned off.

即ち、電源電圧v1がE点に達する前にQ4をカットオ
フするため駆動信号発生源1がE点以降の不安定状態に
おいて駆動信号を発生しても、被駆動部3が動作せず、
これにより誤動作を防止する。
That is, since Q4 is cut off before the power supply voltage v1 reaches point E, even if the drive signal generation source 1 generates a drive signal in an unstable state after point E, the driven part 3 does not operate.
This prevents malfunctions.

以上の様に、本発明にあっては駆動信号発生源から1駆
動回路への信号を制御するスイッチ素子を設け、また電
源OFF時に駆動信号発生源の動作限界電圧値に至るま
でに前記スイッチ素子をOFF状態に作用させるよう上
記駆動信号発生源への電圧と前記電圧と異なる今一つの
電圧との差を保持するコンデンサ及び電流制限用抵抗素
子より構成されたスイッチ素子制御用回路を設けたもの
であり、定電圧素子の様な高価な部品を使用せずまた安
価なコンデンサで良く更にはトランジスタも1段でよい
ことから回路構成が従来のものに比して極めて簡略化で
き且つコスト面でも大巾な低減を計り得る誤動作防止回
路となる。
As described above, in the present invention, a switch element is provided to control the signal from a drive signal generation source to one drive circuit, and when the power is turned off, the switch element A switch element control circuit comprising a capacitor and a current limiting resistor element that maintains the difference between the voltage to the drive signal generation source and another voltage different from the voltage is provided so as to cause the switch to act in an OFF state. Since it does not use expensive parts such as constant voltage elements, it only requires an inexpensive capacitor, and it only requires one stage of transistors, the circuit configuration can be extremely simplified compared to conventional circuits, and it is also cost-effective. It becomes a malfunction prevention circuit that can significantly reduce the amount of noise.

加えて、通常動作時にトランジスタに余分な電流が流れ
ずパワーロスがない等の特徴があり、実用上に極めて優
れた効果を奏する。
In addition, the transistor has features such as no extra current flowing through the transistor during normal operation and no power loss, and is extremely effective in practical use.

尚、本発明の回路構成において、■3の様な電圧を必要
とするが、一般に多くのLSIが2電源方式を採用して
いる為に、この■3に相当する電圧が存在していること
が多くまた他の駆動素子の適当な電圧を利用して回路を
構成でき、実際上不便を来たすことがない。
Note that the circuit configuration of the present invention requires a voltage like (3), but since many LSIs generally use a two-power supply system, a voltage equivalent to (3) exists. In addition, the circuit can be constructed using appropriate voltages of other driving elements, and there is no practical inconvenience.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の動作状態を示す説明図、第2図は従来誤
動作防止回路の構成図、第3図は本発明誤動作防止回路
の構成図、第4図は第3図の動作説明図である。 1:駆動信号発生源、2:駆動回路、3:被1駆動部(
負荷)、■1:駆動信号発生源の電源電圧、■2:被駆
動部の電源電圧、■3:■1より小さい電圧、 Q4:スイッチ用トランジスタ、 R5及びR6: 抵抗素子、0□ :コンデンサ。
Fig. 1 is an explanatory diagram showing the conventional operating state, Fig. 2 is a block diagram of the conventional malfunction prevention circuit, Fig. 3 is a block diagram of the malfunction prevention circuit of the present invention, and Fig. 4 is an explanatory diagram of the operation of Fig. 3. be. 1: Drive signal generation source, 2: Drive circuit, 3: 1 driven part (
Load), ■1: Power supply voltage of drive signal generation source, ■2: Power supply voltage of driven part, ■3: Voltage smaller than ■1, Q4: Switch transistor, R5 and R6: Resistance element, 0□: Capacitor .

Claims (1)

【特許請求の範囲】[Claims] 1 駆動信号発生源からの信号により駆動回路を介して
被駆動部(負荷)に所定の動作を行わせるものにおいて
、駆動信号発生源から駆動回路への信号を制御するスイ
ッチ素子を設け、また電源OFF時に駆動信号発生源へ
の電圧が、駆動信号発生源の動作限界電圧値に至るまで
に前記スイッチ素子をOFF状態に作用させるよう、上
記駆動信号発生源への電圧と前記電圧と異なる今一つの
電圧との差を保持するコンデンサ及び電流制限用抵抗素
子より構成されたスイッチ素子制御用回路を設けてなる
誤動作防止用スイッチ回路。
1 In a device that causes a driven part (load) to perform a predetermined operation via a drive circuit in response to a signal from a drive signal generation source, a switch element is provided to control the signal from the drive signal generation source to the drive circuit, and a power supply The voltage to the drive signal generation source is set to another voltage different from the voltage, so that the voltage to the drive signal generation source acts on the switch element in the OFF state before the voltage to the drive signal generation source reaches the operating limit voltage value of the drive signal generation source when the drive signal generation source is turned off. A switch circuit for preventing malfunction, which is provided with a switch element control circuit composed of a capacitor that maintains a voltage difference and a current limiting resistor element.
JP51032191A 1976-03-23 1976-03-23 Switch circuit for preventing malfunction Expired JPS5826566B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP51032191A JPS5826566B2 (en) 1976-03-23 1976-03-23 Switch circuit for preventing malfunction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP51032191A JPS5826566B2 (en) 1976-03-23 1976-03-23 Switch circuit for preventing malfunction

Publications (2)

Publication Number Publication Date
JPS52115134A JPS52115134A (en) 1977-09-27
JPS5826566B2 true JPS5826566B2 (en) 1983-06-03

Family

ID=12351998

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51032191A Expired JPS5826566B2 (en) 1976-03-23 1976-03-23 Switch circuit for preventing malfunction

Country Status (1)

Country Link
JP (1) JPS5826566B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0834422B2 (en) * 1984-09-19 1996-03-29 株式会社ニコン Power supply

Also Published As

Publication number Publication date
JPS52115134A (en) 1977-09-27

Similar Documents

Publication Publication Date Title
US6400203B1 (en) Hot swap current limit circuits and methods
JPS6327117A (en) Reset circuit
US5475332A (en) Power source circuit
US5157270A (en) Reset signal generating circuit
EP0238803B1 (en) Stabilized power-supply circuit
US4882532A (en) Active overvoltage control for inductive load driving
US6182230B1 (en) Active accelerated discharge of a capacitive system
JPS5826566B2 (en) Switch circuit for preventing malfunction
US5453900A (en) Protective circuit for a power MOSFET that drives an inductive load
US5160854A (en) Single-drive level shifter with low dynamic impedance
JP3535520B2 (en) Reset circuit
US4764839A (en) Low voltage reset circuit
JPH0737376Y2 (en) Load power supply switching circuit
JP3488757B2 (en) Power supply circuit for electronic equipment
JP2970054B2 (en) DC-DC converter
KR100195527B1 (en) Circuit for protection against negative overvoltage across the power supply of an integrated curcuit comprising a power device with a related control circuit
JP2001109528A (en) Voltage generating circuit
JPH03101518A (en) Load driving circuit
JP2900684B2 (en) Constant voltage generator
JPS5928936B2 (en) Photoelectric switch
SU1748242A1 (en) Amplifier-limiter
JPS5827696B2 (en) Denshitsuchi Cairo
JP2732677B2 (en) Voltage detection circuit for memory backup
JP2996817B2 (en) Driver circuit
SU847511A1 (en) Semiconductor relay