JPS58197935A - Spread spectrum receiver - Google Patents

Spread spectrum receiver

Info

Publication number
JPS58197935A
JPS58197935A JP57079945A JP7994582A JPS58197935A JP S58197935 A JPS58197935 A JP S58197935A JP 57079945 A JP57079945 A JP 57079945A JP 7994582 A JP7994582 A JP 7994582A JP S58197935 A JPS58197935 A JP S58197935A
Authority
JP
Japan
Prior art keywords
signal
amplifier
threshold level
agc
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57079945A
Other languages
Japanese (ja)
Inventor
Katsuyuki Imoto
克之 井本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57079945A priority Critical patent/JPS58197935A/en
Publication of JPS58197935A publication Critical patent/JPS58197935A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J13/00Code division multiplex systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)

Abstract

PURPOSE:To perform stabilized communication by keeping synchronization even in low receiving conditions, by controlling the threshold level of a synchronizing detector according to the condition of receiving. CONSTITUTION:When shifted to tracking mode, an input signal Vd for a synchronizing detection circuit 10 is inputted to a memory 14 and a terminal 19 of a differential amplifier 5'. The memory 14 picks up the max. value of the signal Vd to input to the other terminal 20 of the amplifier. Since voltages inputted to the terminals 19 and 20 of the amplifier 5' are equal to each other in the effective area of an AGC, the output of the amplifier is zero. Therefore, a controlling part 16 does not operate, and the threshold level voltage Vs of a circuit 13 for setting threshold level continues to be the previous value. However, if enters the ineffective area of the AGC, the signal Vd lowers to induce voltage in the output of the amplifier 5' that lowers the voltage Vs through the control part 16. As a result, a code error rate is not deteriorated, and better communication is realized even in the ineffective area of the AGC.

Description

【発明の詳細な説明】 本発明は、スペクトラム拡散受信装置、更に詳しく言え
ばスペクトラム値数通信方式に用いる受信装置の同期制
御部の構成に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a spread spectrum receiving apparatus, and more specifically, to a configuration of a synchronization control section of a receiving apparatus used in a spectrum number communication system.

従来のスペクトラム値数受信機の同期認識受信信号vI
は受信側の局部基準符号と同一の符号系列によって変調
された希望反以外に、上記局部基準符号と異なる符号系
列によって拡散変調された非希望波、既存のAMあるい
はFM信号などの非希望波、さらには種々の11!音な
どが含まれている。
Synchronous recognition reception signal vI of conventional spectrum value receiver
In addition to desired waves modulated by the same code sequence as the local reference code on the receiving side, undesired waves that are spread modulated by a code sequence different from the local reference code, undesired waves such as existing AM or FM signals, Furthermore, various 11! Contains sounds etc.

このような状−から同期を得るための手順はサーチモー
ドとトラッキングモードの2つに分けられる。まずサー
チモードにおいては、受信信号に対して位相スリップし
つつある局部基準符号V、と受信信号V+とが相関器3
で掛は合わされ、相関器出力信号は中間周波数段4を経
て復調器5に入り復調されて、信号の存在を示す量が同
期判定ブロック6に入力される。同期判定ブロックでは
信号がスレシホールドレベルを越えると、サーチ停止信
号が生じてトラッキングモードに移行する。
The procedure for obtaining synchronization in this situation can be divided into two modes: search mode and tracking mode. First, in the search mode, the local reference code V whose phase is slipping with respect to the received signal and the received signal V+ are detected by the correlator 3.
The signals are combined, the correlator output signal passes through an intermediate frequency stage 4, enters a demodulator 5, is demodulated, and a quantity indicating the presence of the signal is input to a synchronization determination block 6. In the synchronization determination block, when the signal exceeds the threshold level, a search stop signal is generated and a transition is made to the tracking mode.

トラッキングモードでは、位相同期ループのクロック発
生器7を制御してタイミング差を零になるように制御し
て同期が完了し、相手局との通信が開始される。そして
受信人カッベルの変動に対して安定化をはかるために増
幅器lの出力を検波器2で検出して増幅器の利得を制御
する自動利得制御) (AGC)回路9が設けられてい
る。第2図は受信電力PLと検波出力との関係を示した
ものである。同図の点線で示し友ように、AGCt−か
けることKよ)、受厘成力が一30dB、程度まで検波
出力は一定に抑えられている。このAGCをどの検波出
力のレベルでかけるかが信号検出および同期誤り確率に
影響をおよぼす。通常、とのAGCをかける検波出力■
、は雑音電圧V、よりも大きく、かつある程匿の妨害信
号を予測して、それよシも上まわるような値に設定され
る。ところが、第2図かられかるように、上記のことを
考慮に入れてAGCをかけるV、を定めると、受信電力
P+が一30dB、から−63dB、の約15dBの範
囲内ではAGCがきかない領域でろ松、たとえば受信電
力P1が−57d B、以下になると同期判定ブロック
6のスレシホールドンベルat圧V、に相当する電圧V
bよシも下まわり、同期がはずれてしまう現象が生じる
。またとのAGCがきかない領域では同g4誤シ確率が
高くなり、情報信号V!の符号誤り率も増すという問題
点が生じる。
In the tracking mode, the clock generator 7 of the phase-locked loop is controlled so that the timing difference becomes zero, synchronization is completed, and communication with the partner station is started. An automatic gain control (AGC) circuit 9 is provided which detects the output of the amplifier l with a detector 2 and controls the gain of the amplifier in order to stabilize the receiver against variations in the Kabel signal. FIG. 2 shows the relationship between received power PL and detected output. As shown by the dotted line in the figure, the detection output is held constant to the extent that the received power is 130 dB. The detection output level at which this AGC is applied affects signal detection and synchronization error probability. Normally, the detection output that applies AGC with
, is set to a value that is larger than the noise voltage V, in anticipation of a somewhat hidden interference signal. However, as can be seen from Figure 2, if we take the above into account and determine the V at which AGC is applied, AGC does not work within a range of approximately 15 dB from -63 dB to -63 dB of received power P+. For example, when the received power P1 is -57 dB or less, the voltage V corresponding to the threshold voltage V of the synchronization judgment block 6 is generated.
A phenomenon occurs in which the b and shi are also rotated downwards and the synchronization is lost. In addition, in the area where AGC does not work, the probability of g4 error is high, and the information signal V! A problem arises in that the code error rate also increases.

そこでこのAGCがきかない領域に入ったときにはスレ
シホールドレベル電圧V1を受信電力に応じて自動制御
する技術が重要であることが明らかとなった。
Therefore, it has become clear that a technique for automatically controlling the threshold level voltage V1 in accordance with the received power when entering a region where AGC does not work is important.

したがって本発明の目的は受信レベルが低い状態でもA
GCが有効に動き妨害波に対する同期保持が確実に行な
われる入力レベルが変動しても安定な動作をするスペク
トラム拡散受信機を実現することである。
Therefore, the object of the present invention is to provide A
It is an object of the present invention to realize a spread spectrum receiver that operates stably even when the input level fluctuates, in which a GC moves effectively and synchronization with interference waves is reliably maintained.

本発明は上記目的を達成するため同期検波器のスレシホ
ールドレベルを受信状態に応じて制御し、低受信レベル
状態で屯同期を保持して安定に通信を行わせるようにし
たものでおる。
In order to achieve the above object, the present invention controls the threshold level of a synchronous detector according to the reception state, and maintains synchronization in a low reception level state to perform stable communication.

以下実施例によって本発明の詳細な説明する。The present invention will be explained in detail below with reference to Examples.

第3図に本発明によるスペクトラム拡散受信装置の一実
施例の概略図を示す。同図には位相同期ループ(たとえ
ば遅延ロックあるいはタウ・ディザなどの−プ)・搬送
波を再生するため0基準     、(搬送波再生部な
どは発明の説明には直接関係がないので省略しであるが
、実際の受信装置には当然含まれることは言うまでもな
い。まず、符号同期のサーチモードにおいて、人力信号
レベルVaに対して同期検出回路10.制#部12.ス
レシホールドレベル設定器13によシ、最適なスレシホ
ールドレベル電圧V、を自動的に設定する。この電圧■
、の設定はV、を最初に符号同期がとれた状態のV−値
よりも十分に大きい値にしておくとサーチモードの状態
になる。そのときには同期検出回路10の出力には信号
がでてこないことを利用して制御部12が動作するよう
になっている。
FIG. 3 shows a schematic diagram of an embodiment of a spread spectrum receiver according to the present invention. The figure shows a phase-locked loop (for example, a delay lock or a tau dither), a 0-reference circuit for regenerating the carrier wave, and a carrier wave regeneration unit, which are not directly related to the description of the invention, so they are omitted. , is naturally included in an actual receiving device. First, in the code synchronization search mode, the synchronization detection circuit 10, control unit 12, and threshold level setter 13 detect the human input signal level Va. The optimum threshold level voltage V is automatically set.This voltage
, is set to a value sufficiently larger than the V-value in the state where code synchronization is initially achieved, and the search mode is entered. At that time, the control section 12 operates by taking advantage of the fact that no signal is output from the synchronization detection circuit 10.

そして制御部12の出力信号によりスレシホールドレベ
ル設定器13のv、1SII整部が制御されてV、値が
下げられ、蟻適な■、値(符号同期がとれた状態のV−
値よりも低く、雑音電圧■、よりも大きい値)に選ばれ
る。その結果、同期検出回路10の出力に生じたTTL
レベルの信号で同期判定回路11が作動して符号のサー
チ停止信号が生じ、トラッキングモードに移行する。そ
のときには同期判定回路11の出力に信号が生じてスイ
ッチ17をオフに、スイッチ18をオンにする。
Then, the output signal of the control section 12 controls the V, 1SII adjustment section of the threshold level setter 13 to lower the V value, and the value (V- with the sign synchronization established) is reduced.
(lower than the value of the noise voltage and larger than the noise voltage). As a result, the TTL generated in the output of the synchronization detection circuit 10
The synchronization determination circuit 11 is activated by the level signal, a code search stop signal is generated, and a transition is made to the tracking mode. At that time, a signal is generated at the output of the synchronization determination circuit 11 to turn off the switch 17 and turn on the switch 18.

これにより、トラッキングモードに移行し符号同期が完
rする。そして、前述したように、AGCがきかなくな
る受信電力領域(第2図で言えば一30dB@から−6
5d B、の領域)でのスレシホールドレベル電圧V、
の制御法は次のようにして行う。まず同期検出回路10
への入力信号■−をメモリ14と差動増幅器の人力1子
19へも入力させておく。5は入力4子19と20に入
ってくる信号の差に比例した電圧が出力するものでよい
ため、差動増幅器以外に単なる減算器でもよい。
As a result, the mode shifts to tracking mode and code synchronization is completed. As mentioned above, the received power range (in Figure 2, from -30 dB to -6
The threshold level voltage V in the region of 5d B,
The control method is as follows. First, the synchronization detection circuit 10
The input signal - is also input to the memory 14 and the input signal 19 of the differential amplifier. 5 may be a device that outputs a voltage proportional to the difference between the signals input to the input quadruplets 19 and 20, so it may be a simple subtracter instead of a differential amplifier.

そしてメモリ14では■−の最大値をと)だして差動増
幅器5のもう一方の入力端20へ入力させるようにしで
ある(このメモリの最大出力は第2図で言うならば、A
GCのきいている領域での検波出力■、に相当する電圧
である)。AGCのきいている領域(検波出力がV、の
とき)では差動増幅a5の19.20へ入力する電圧は
等しいから、差動増幅器5′の出力は零であり、制#部
16は動作しないためスレシホールドレベル電圧は前の
値を維持し続ける。しかしAGCのきかない領域(検波
出力がV、よりも低い値になったとき)に入ると、差動
増幅器5′の人力爛子19へ人力する電圧が低下するた
め差動増幅器の出力に電圧が生じ、制御部16を通して
スレシホールドレベル電圧■、を下げるように制御部1
6が作動する。検波出力がV、よりも大きく下がる程、
制御部16はスレシホールドレベル電圧V、を大きく下
げるように動作する。したがって、AGCのきかない領
域に入っても、検波出力の値に応じてスレシホー゛ルド
レベル電圧を制御することができるので、符号誤り率を
劣化させることなく良好な通信が可能となる。なお、メ
モリ14は同期がはずれると同期判定回路11の出力信
号でリセットされるようになっている。
The memory 14 outputs the maximum value of -) and inputs it to the other input terminal 20 of the differential amplifier 5 (the maximum output of this memory is A
This voltage corresponds to the detection output (■) in the region where the GC is active). In the region where AGC is active (when the detection output is V), the voltages input to 19.20 of differential amplifier a5 are equal, so the output of differential amplifier 5' is zero, and the control section 16 is in operation. Therefore, the threshold level voltage continues to maintain its previous value. However, when the AGC does not work (when the detection output becomes a value lower than V), the voltage applied to the differential amplifier 5' input voltage decreases, so the voltage at the output of the differential amplifier decreases. occurs, and the control unit 1 lowers the threshold level voltage ■ through the control unit 16.
6 is activated. The more the detection output decreases than V,
The control unit 16 operates to significantly lower the threshold level voltage V. Therefore, even if the AGC does not work in the region, the threshold level voltage can be controlled according to the value of the detection output, so good communication is possible without deteriorating the bit error rate. Note that the memory 14 is reset by the output signal of the synchronization determination circuit 11 when the synchronization is lost.

以上に述べたように、本発明のスペクトラム拡散受信装
置は、A()Cがきかなくて同期検出回路の人力信号が
変化する領域に入った場会に、その人力信号に応じてス
レシホールドレペル醒圧を制御することができる。その
結果、符号同期のはずれる現象とか、符号誤り率の増大
といった従来の問題点を解決することが可能である。
As described above, the spread spectrum receiving device of the present invention sets the threshold according to the human input signal when A()C does not work and the human input signal of the synchronization detection circuit enters a region where it changes. The repellent pressure can be controlled. As a result, it is possible to solve conventional problems such as loss of code synchronization and increase in code error rate.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、従来のスペクトラム拡散受信機の同期認識を
説明するための概略図、第2図は、受信成力と検波出力
との関係を示した図、第3図は、本発明によるスペクト
ラム拡散受信装置の一実施例の構成である。 1・・・増111i器、2・・・検波器、3・・・相関
器、4・・・中間周波数段、5・・・復調器、5′・・
・差動増幅器、7・・・クロンク発生器、8・・・PN
符号発生器、9・・・AGCl路、10・・・同期検出
器、11・・・同期判定回路、12.16・・・制御i
、13・・・スン7ホールドレペx  l  回 (Aン  α′F γ桁
FIG. 1 is a schematic diagram for explaining synchronization recognition in a conventional spread spectrum receiver, FIG. 2 is a diagram showing the relationship between reception power and detection output, and FIG. 3 is a diagram showing the spectrum according to the present invention. This is a configuration of an embodiment of a spread reception device. 1... Amplifier 111i, 2... Detector, 3... Correlator, 4... Intermediate frequency stage, 5... Demodulator, 5'...
・Differential amplifier, 7... Cronk generator, 8... PN
Code generator, 9...AGCl path, 10... Synchronization detector, 11... Synchronization determination circuit, 12.16... Control i
, 13...Sun 7 hold repetition x l times (A α'F γ digit

Claims (1)

【特許請求の範囲】[Claims] 1、擬似雑音符号と情報1d号とで変調された搬送波か
ら、上糾羨似雑音符号と同一符号を用いて上記変aI1
1信号を復調することにより上記情報信号を受信するよ
うにしたスペクトラム拡散受信装置において、受信入力
レベルに自動利得制nt−行っている状態で、同期検出
回路に入力する信号を、同期捕捉後に得らnたその信号
の最大重と比較してその差に応じて同期検出回路のスレ
シホールドレベルを制御することを特徴とするスペクト
ラム拡散受信装置。
1. From the carrier wave modulated by the pseudo-noise code and the information 1d code, use the same code as the above-mentioned pseudo-noise code to generate the above variation aI1.
In a spread spectrum receiver that receives the above information signal by demodulating a single signal, the signal input to the synchronization detection circuit is acquired after synchronization is acquired while automatic gain control is applied to the reception input level. What is claimed is: 1. A spread spectrum receiver comprising: comparing the signal with the maximum weight of the signal; and controlling a threshold level of a synchronization detection circuit according to the difference.
JP57079945A 1982-05-14 1982-05-14 Spread spectrum receiver Pending JPS58197935A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57079945A JPS58197935A (en) 1982-05-14 1982-05-14 Spread spectrum receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57079945A JPS58197935A (en) 1982-05-14 1982-05-14 Spread spectrum receiver

Publications (1)

Publication Number Publication Date
JPS58197935A true JPS58197935A (en) 1983-11-17

Family

ID=13704439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57079945A Pending JPS58197935A (en) 1982-05-14 1982-05-14 Spread spectrum receiver

Country Status (1)

Country Link
JP (1) JPS58197935A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6297434A (en) * 1985-08-07 1987-05-06 Sanyo Electric Co Ltd Reception system
JPH01220929A (en) * 1988-01-14 1989-09-04 Clarion Co Ltd Spread spectrum receiver
US4943976A (en) * 1988-09-16 1990-07-24 Victor Company Of Japan, Ltd. Spread spectrum communication system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6297434A (en) * 1985-08-07 1987-05-06 Sanyo Electric Co Ltd Reception system
JPH01220929A (en) * 1988-01-14 1989-09-04 Clarion Co Ltd Spread spectrum receiver
US4943976A (en) * 1988-09-16 1990-07-24 Victor Company Of Japan, Ltd. Spread spectrum communication system

Similar Documents

Publication Publication Date Title
KR930008701B1 (en) Agc isolation of information in tdma systems
US5629639A (en) Correlation peak detector
JPH0316349A (en) Automatic gain control system
US5896423A (en) Spread spectrum signal receiver
JPH10247856A (en) Radio receiver with under-path detector
US5991603A (en) Narrow-band communication apparatus
US6560271B1 (en) Pseudo noise code acquisition apparatus for direct sequence spread spectrum communications
US5175882A (en) Demodulation control arrangement in satelitte communications system using "scpc-dama"
JPS58197935A (en) Spread spectrum receiver
US5668829A (en) Spread spectrum communication apparatus
US6181923B1 (en) Automatic frequency control circuit and method of automatic frequency control
JPS5839137A (en) Synchronous detection system
JPS639700B2 (en)
JP2993097B2 (en) Automatic gain control method
JP2973258B2 (en) Analog / digital shared transmission power automatic controller
JP3258944B2 (en) Mobile radio receiver
JP2638294B2 (en) Automatic gain control circuit
JPS63279629A (en) Synchronizing circuit
JPH0897766A (en) Reception circuit
JPS59128853A (en) Preamble detector
JPH0234537B2 (en)
JPH09284178A (en) Intermittent operation delayed locked loop
JPH026691Y2 (en)
JPH11112257A (en) Transmission power control circuit
JPS58218251A (en) Spectrum spread receiver