JPS5818655B2 - 複数個のマイクロプログラム制御されるコンピュ−タを単一の中央メモリに接続する接続装置 - Google Patents
複数個のマイクロプログラム制御されるコンピュ−タを単一の中央メモリに接続する接続装置Info
- Publication number
- JPS5818655B2 JPS5818655B2 JP13400173A JP13400173A JPS5818655B2 JP S5818655 B2 JPS5818655 B2 JP S5818655B2 JP 13400173 A JP13400173 A JP 13400173A JP 13400173 A JP13400173 A JP 13400173A JP S5818655 B2 JPS5818655 B2 JP S5818655B2
- Authority
- JP
- Japan
- Prior art keywords
- microprogram
- tasks
- data processing
- processor
- task
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Multi Processors (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7242516A FR2208553A5 (enrdf_load_stackoverflow) | 1972-11-29 | 1972-11-29 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS4988450A JPS4988450A (enrdf_load_stackoverflow) | 1974-08-23 |
| JPS5818655B2 true JPS5818655B2 (ja) | 1983-04-14 |
Family
ID=9107955
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13400173A Expired JPS5818655B2 (ja) | 1972-11-29 | 1973-11-29 | 複数個のマイクロプログラム制御されるコンピュ−タを単一の中央メモリに接続する接続装置 |
Country Status (8)
| Country | Link |
|---|---|
| JP (1) | JPS5818655B2 (enrdf_load_stackoverflow) |
| BE (1) | BE806766A (enrdf_load_stackoverflow) |
| CA (1) | CA1014670A (enrdf_load_stackoverflow) |
| DE (1) | DE2359036C2 (enrdf_load_stackoverflow) |
| FR (1) | FR2208553A5 (enrdf_load_stackoverflow) |
| HU (1) | HU170280B (enrdf_load_stackoverflow) |
| IT (1) | IT1001974B (enrdf_load_stackoverflow) |
| NL (1) | NL180050C (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2471631B1 (fr) * | 1979-12-11 | 1986-02-21 | Cii Honeywell Bull | Dispositif de synchronisation et d'affectation de processus entre plusieurs processeurs dans un systeme de traitement de l'information |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3421150A (en) * | 1966-08-26 | 1969-01-07 | Sperry Rand Corp | Multiprocessor interrupt directory |
| US3480914A (en) * | 1967-01-03 | 1969-11-25 | Ibm | Control mechanism for a multi-processor computing system |
-
1972
- 1972-11-29 FR FR7242516A patent/FR2208553A5/fr not_active Expired
-
1973
- 1973-10-30 BE BE806766A patent/BE806766A/xx not_active IP Right Cessation
- 1973-11-12 HU HUII000167 patent/HU170280B/hu not_active IP Right Cessation
- 1973-11-19 CA CA186,113A patent/CA1014670A/fr not_active Expired
- 1973-11-27 DE DE19732359036 patent/DE2359036C2/de not_active Expired
- 1973-11-28 IT IT3174173A patent/IT1001974B/it active
- 1973-11-29 JP JP13400173A patent/JPS5818655B2/ja not_active Expired
- 1973-11-29 NL NL7316368A patent/NL180050C/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| BE806766A (fr) | 1974-04-30 |
| DE2359036C2 (de) | 1986-06-12 |
| AU6282673A (en) | 1975-05-22 |
| NL7316368A (enrdf_load_stackoverflow) | 1974-05-31 |
| HU170280B (enrdf_load_stackoverflow) | 1977-05-28 |
| DE2359036A1 (de) | 1974-06-06 |
| IT1001974B (it) | 1976-04-30 |
| NL180050B (nl) | 1986-07-16 |
| CA1014670A (fr) | 1977-07-26 |
| JPS4988450A (enrdf_load_stackoverflow) | 1974-08-23 |
| FR2208553A5 (enrdf_load_stackoverflow) | 1974-06-21 |
| NL180050C (nl) | 1986-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4354225A (en) | Intelligent main store for data processing systems | |
| US4527237A (en) | Data processing system | |
| US4590555A (en) | Apparatus for synchronizing and allocating processes among several processors of a data processing system | |
| US4516199A (en) | Data processing system | |
| US3665404A (en) | Multi-processor processing system having interprocessor interrupt apparatus | |
| CA1078524A (en) | Destination selection apparatus for a bus oriented computer system | |
| US3480914A (en) | Control mechanism for a multi-processor computing system | |
| US4374409A (en) | Method of and system using P and V instructions on semaphores for transferring data among processes in a multiprocessing system | |
| US4447874A (en) | Apparatus and method for communication of information between processes in an information system | |
| CA1260149A (en) | Computer system for controlling virtual machines | |
| CA1116260A (en) | Method and means for path independent device reservation and reconnection in a multi-cpu and shared device access system | |
| US3792441A (en) | Micro-program having an overlay micro-instruction | |
| US3728693A (en) | Programmatically controlled interrupt system for controlling input/output operations in a digital computer | |
| US5600805A (en) | Pass-through for I/O channel subsystem call instructions for accessing shared resources in a computer system having a plurality of operating systems | |
| EP0318221A2 (en) | Controlling responding by users of an intercommunications bus | |
| US5228127A (en) | Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors | |
| JPS6037064A (ja) | 多重プロセッサデータ処理システム及びその操作方法 | |
| US4015242A (en) | Device for coupling several data processing units to a single memory | |
| AU603876B2 (en) | Multiple i/o bus virtual broadcast of programmed i/o instructions | |
| US3778780A (en) | Operation request block usage | |
| WO1981001066A1 (en) | Data processing system | |
| US4056846A (en) | Data processing system with apparatus for sharing channel background processing | |
| JPS5818655B2 (ja) | 複数個のマイクロプログラム制御されるコンピュ−タを単一の中央メモリに接続する接続装置 | |
| JPS6049936B2 (ja) | デ−タ処理装置の制御装置 | |
| CA1302580C (en) | Apparatus and method for using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system |