JPS58186378A - Power converter - Google Patents

Power converter

Info

Publication number
JPS58186378A
JPS58186378A JP57068585A JP6858582A JPS58186378A JP S58186378 A JPS58186378 A JP S58186378A JP 57068585 A JP57068585 A JP 57068585A JP 6858582 A JP6858582 A JP 6858582A JP S58186378 A JPS58186378 A JP S58186378A
Authority
JP
Japan
Prior art keywords
voltage
power
circuit
output
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57068585A
Other languages
Japanese (ja)
Inventor
Kiyoshi Ogawa
清 小川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57068585A priority Critical patent/JPS58186378A/en
Publication of JPS58186378A publication Critical patent/JPS58186378A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/505Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means
    • H02M7/515Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only
    • H02M7/525Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only with automatic control of output waveform or frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Inverter Devices (AREA)

Abstract

PURPOSE:To suppress the variation in the voltage in an interlock system with other power source by synthesizing a deviation signal between the output voltage of an inverter and the set value and the detected signal of reactive power, thereby controlling the output voltage of the inverter. CONSTITUTION:The output of a power converter 2 is interlocked through a transformer 3 and a switch 4 to an AC power source 5, an error signal between the voltage reference 21 and the output voltage 12 is inputted to a voltage controller 23, an error signal between the effective power reference 31 and an effective power detector 32 is applied through a PLL circuit 34 to the control circuit 23, thereby controlling the converter 2. The reactive power is detected by a detector 41, synthesized by the error signal between the reference 21 and the output voltage 12, and inputted to the controller 32. Accordingly, when the set of the power reference 31 is varied, the input of the controller 23 is immediately varied by the signal of the detector 41, thereby maintaining the interlocking voltage of the power source 5 to the prescribed value.

Description

【発明の詳細な説明】 (a)技術分野O#i明 本発明は他の交流t&源と連系運転される際の連系点の
電圧変動を抑制するために改良され九電力変IIi装置
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION (a) Technical Field The present invention relates to a nine-power converter IIi device which has been improved to suppress voltage fluctuations at the interconnection point when operated in interconnection with other AC t & sources. It is related to.

(b)  従来技術の説明 例えば、インバータを用いた電力変換装置と他の交流電
源を連系運転する目的の1つとして連系点の電圧を安定
化し、負荷に安定な電力を供給することが褐けられる。
(b) Description of the prior art For example, one of the purposes of interconnecting a power converter using an inverter and another AC power source is to stabilize the voltage at the interconnection point and supply stable power to the load. Become brown.

連系点の電圧を安定化するには、従来、電力変換装置と
交流電源の間に連系の丸めのインピーダンス(以下連系
インピーダンスと称す)を設けてお亀、仁の連系インピ
ーダンスに印加される電圧を電力変換装置によシ制御す
ることが知られている。第1図にその従来例を示す。
In order to stabilize the voltage at the grid connection point, conventionally, a grid connection round impedance (hereinafter referred to as grid connection impedance) is provided between the power converter and the AC power supply, and the voltage is applied to the grid connection impedance at the turtle and the ground. It is known to control the voltage generated by a power converter using a power converter. FIG. 1 shows a conventional example.

図中、lは直流1を源で、直流電#1の直流出力は電力
変換装置12vCより交流に変換され、連系インピーダ
ンスの役割を兼ねる変圧!I3によシ所定の電圧変換石
れ、開閉器4を介して交流域flA5へ接続される。
In the figure, l is the source of DC 1, and the DC output of DC power #1 is converted to AC by the power converter 12vC, and the transformer also serves as the interconnection impedance! A predetermined voltage converter I3 is connected to the AC area flA5 via a switch 4.

制御回路100によっては電圧基準21と変圧器3の2
次電圧12とを比較し、そO偏差211は誤差増幅器2
2へ印加され、この誤差増幅器22の出力信号22mは
電圧制御回路23の入力となっている。
Depending on the control circuit 100, the voltage reference 21 and two of the transformers 3
The next voltage 12 is compared, and the deviation 211 is determined by the error amplifier 2.
The output signal 22m of the error amplifier 22 is input to the voltage control circuit 23.

同゛様に有効電力基準31と有効電力検出回路32の出
力を比較し、その偏差33a ij誤差増幅器330入
力へ与えられ、誤差増幅933(D出力はフェーズロッ
クループ(phase 1ocked 1oop )イ
わゆるPLL 回路34の他の1つの入力口″には、交
流電源5の交織系統電圧13が位相基準として与えられ
る。ここでPLL回路34は周知の回路であるが簡単K
dL明する。
Similarly, the output of the active power reference 31 and the active power detection circuit 32 are compared, and the deviation 33a is given to the input of the error amplifier 330, and the output of the error amplification 933 (D output is a phase locked loop (phase 1ocked 1oop)). The interwoven system voltage 13 of the AC power supply 5 is given to the other input port of the PLL circuit 34 as a phase reference.The PLL circuit 34 is a well-known circuit, but it can be easily explained.
dL clear.

ig2図はPLL1路34のブロック図の1例であり、
Pi、L回路34の構成は位相誤差検出器4の、低域C
波@ LPF及び電圧制御発11@VCOから構成され
る。
The ig2 diagram is an example of a block diagram of PLL1 path 34,
The configuration of the Pi, L circuit 34 is based on the low frequency C of the phase error detector 4.
It consists of a wave @ LPF and a voltage controlled generator 11 @ VCO.

器P刊ノは位相4準信号口′と位相帰還信号・!との位
相差に比例した信号二を発生する。この位相差に比例し
たgi号二が低域F波器LPFで高調波成分を除去する
と共に、位相誤差を増幅する。そして電圧制御発振@ 
VCOは低域F波器LPFの出力ホ″に比例し九周波数
を出力し、この電圧制御発振器vCOの出力へは、分周
器35へ接続される。分周器35の段数をNとすれば、
電圧制御発振器VCOの発振周波数は位相基準11%号
口のN倍となる。ここでNは電力変換装置2のインバー
タ回路の相数により任意の整数に選ばれる。分周器35
の出力は位相誤差検出−Fk41)の位相基準11%号
口1となっているので、電圧制御発Is器V■の共振周
波数は位相基準信号口″と位相帰還111号/Jとの位
相が一欽するように自動制御される。ここでPi、L、
 LgI434の1つの入カイ′の働龜は、低域V波器
LPFへ信号を与えることによ砂位相基準信号口′と位
相基準信号口′との位相差を任意に設定−■態となる。
The device P publication is the phase 4 quasi-signal port' and the phase feedback signal! generates a signal 2 proportional to the phase difference between the gi, which is proportional to this phase difference, is used to remove harmonic components in the low-pass F wave filter LPF and amplify the phase error. And voltage controlled oscillation @
The VCO outputs nine frequencies proportional to the output H' of the low-frequency F frequency filter LPF, and the output of this voltage controlled oscillator vCO is connected to a frequency divider 35. Let N be the number of stages of the frequency divider 35. Ba,
The oscillation frequency of the voltage controlled oscillator VCO is N times the 11% phase reference. Here, N is selected as an arbitrary integer depending on the number of phases of the inverter circuit of the power conversion device 2. Frequency divider 35
Since the output of is the phase reference 11% port 1 of the phase error detection Fk41), the resonant frequency of the voltage controlled oscillator Is V It is automatically controlled so that Pi, L,
The function of one input port of LgI434 is to arbitrarily set the phase difference between the sand phase reference signal port and the phase reference signal port by giving a signal to the low-frequency V wave device LPF. .

再びN1図に戻夛、その動作の説明を行うと、PLL回
路34の位相基準信号口としては交流電源50位相が印
加されているので、PLL回路34の出力周波数は交流
電源5の位相と同期し、従って電力変換装置20位相も
交流電源50位相と同期している。
Returning to diagram N1 again, to explain its operation, the 50 phase of the AC power supply is applied to the phase reference signal port of the PLL circuit 34, so the output frequency of the PLL circuit 34 is synchronized with the phase of the AC power supply 5. Therefore, the power conversion device 20 phase is also synchronized with the AC power supply 50 phase.

電力変換装置2は常に変圧器302次電圧12が電圧基
準21に等しくなるよう自動制御されるが開閉器4が開
の状態では誤差増幅器33の入出力はスイッチ36で短
絡されておシ、有効電力の偏差33aによる電力変換装
置i12の位相を制御する有効電力制御回路は形成され
ていない。
The power conversion device 2 is automatically controlled so that the secondary voltage 12 of the transformer 30 is always equal to the voltage reference 21, but when the switch 4 is open, the input and output of the error amplifier 33 are short-circuited by the switch 36, and the output is not activated. An active power control circuit that controls the phase of the power converter i12 based on the power deviation 33a is not formed.

開閉器4を閉の状111にすると同時に、スイッチ36
が開き、誤差増幅器330入出力の短絡が解除され、電
力変換装置2の有効電力が有効電力基$31と等しくな
るよう電力変換装置2の位相が自動制御される。
At the same time as the switch 4 is set to the closed state 111, the switch 36 is turned on.
is opened, the short circuit between the input and output of the error amplifier 330 is released, and the phase of the power converter 2 is automatically controlled so that the active power of the power converter 2 becomes equal to the active power base $31.

この電力変換装置2による電圧制御と有効電力制御の作
用を第3.4図のベクトル図を用いて説明する。第3図
は電力変換装置2と交流電源5の電圧位相が全く等しい
とし、電力変換装置2の出力電圧211を岨、交流域f
II5との連系点の電圧、ナ愈わち、変圧!l302次
電圧14をE、とすると変圧IIsにはmstgのベク
トルのE、−4の電圧が印加され為ことになシ、変圧器
3を流れる電流ILは変圧器3のインピーダンスをリア
クタ71分のみとれたベクトルILで表わされる。この
時の電力は無効電力で69、電力変換装置2の出力電圧
制御は無効電力の授受を行うことになる。すなわち、連
系点の1圧を安定化するには電力変換装置24Cよシ変
圧器3の2次電圧14を電圧基準21と等しくな。
The effects of voltage control and active power control by this power converter 2 will be explained using the vector diagram in FIG. 3.4. In FIG. 3, it is assumed that the voltage phases of the power converter 2 and the AC power supply 5 are completely equal, and the output voltage 211 of the power converter 2 is
The voltage at the connection point with II5 is transformed! If the secondary voltage 14 is E, then a voltage of E, -4 of the mstg vector is applied to the transformer IIs, so the current IL flowing through the transformer 3 changes the impedance of the transformer 3 to the reactor 71. It is represented by the vector IL. The power at this time is 69 reactive power, and the output voltage control of the power conversion device 2 is to transfer the reactive power. That is, in order to stabilize the voltage at the interconnection point, the power conversion device 24C and the secondary voltage 14 of the transformer 3 must be made equal to the voltage reference 21.

るようKA効電力を授受すれば良く交流域di5の電圧
が電圧基準21に対して小でΦれば電力変換装置2から
交流電源5へ無効電力5を供給し、5e流電$50電圧
が電圧基準21に灼して大であればヤO逆が行われゐこ
とKなる。
If the voltage in the AC region di5 is smaller than the voltage reference 21 and Φ, the reactive power 5 is supplied from the power converter 2 to the AC power source 5, and the 5e current $50 voltage is If it is higher than the voltage reference 21, it means that the reverse is occurring.

又、菖4図に示すようK11l!力変換装置2と交流電
源5(D−@圧g、、g、の絶対値が等しく、両者の電
圧位相の差があるとすると変圧器3に印加される電圧n
、  g、にょシ、電流ILは図示のベクトルで表わさ
れる、電圧位相θが小であれば、電圧ja、−丸は電圧
E1,4に対して直角に近似でま、従って電流ILは電
圧h@Aと180の位相差をなすベクトルで表わされる
。すなわち、この時の電力は有効電力となる。第4図か
ら明らかなように電圧位相が電力変換波r112に対し
て交流電源5の方が進んでいると交流−#t#5から4
カ変換装置t2にM効゛踵力を供給することになり、位
相関係が逆になれば、電力変換装置2から交流電源5へ
有効電力を供給することになる。すなわち、交流電源5
の電圧、位相は変えられないものとすると電力変換装置
2の電圧位相を変化されることKよp両電源間の無効電
力、有効′電力に制御することかで龜る。ところが、連
系インピーダンスである変圧′43のインピーダンスが
m視できない場合、4圧鵡−病は大となり、−力変換装
置12と父tlLit源5の電圧位相差が大となり、第
4図に示すように電圧E1に対する直交成分のうち、無
効分となるIblが大となる。すなわち、電力変換装置
2の有効鴫力制御は無効電力の変化−−同時に発生名せ
てしまうため例えば電力基準31O設電値急変指令が与
えられた場合交流IIc渾5との間で急峻な無効′電力
の授受を行う結果となり、連系点の電圧は無効電力の変
化に従って変動を余儀愈(1れ、連系点の電圧の安定化
が損われてしオう。
Also, as shown in the iris diagram 4, K11l! Assuming that the absolute values of the force converter 2 and the AC power source 5 (D-@pressure g, , g) are equal and there is a difference in voltage phase between the two, the voltage n applied to the transformer 3 is
, g, current IL is expressed by the vector shown in the figure. If the voltage phase θ is small, the voltage ja, - circle can be approximated at right angles to the voltage E1, 4. Therefore, the current IL is equal to the voltage h It is represented by a vector that has a phase difference of 180 degrees from @A. That is, the power at this time becomes active power. As is clear from FIG. 4, if the voltage phase of the AC power supply 5 is ahead of the power conversion wave r112, then
If the phase relationship is reversed, effective power will be supplied from the power converter 2 to the AC power source 5. That is, AC power supply 5
Assuming that the voltage and phase cannot be changed, it is difficult to change the voltage phase of the power converter 2 by controlling the reactive power and active power between the two power sources K and P. However, if the impedance of the transformer '43, which is the interconnection impedance, cannot be seen, the four voltages become large, and the voltage phase difference between the force converter 12 and the power source 5 becomes large, as shown in FIG. As such, among the orthogonal components to the voltage E1, the invalid component Ibl becomes large. In other words, since the effective power control of the power converter 2 causes a change in reactive power to occur at the same time, for example, when a power standard 31O installation value sudden change command is given, there is a sudden change in reactive power between AC IIc and H5. 'As a result of the exchange of power, the voltage at the interconnection point is forced to fluctuate according to changes in reactive power (1), and the stability of the voltage at the interconnection point is impaired.

(C)  発明の目的 本発明の目的は上記の欠点を改善するためになされえも
ので電力を所定の電力基準に等しくなるよう制御される
電力変換装置において電力基準の急峻な変化に対しても
交流電源との連系点の電圧を所定の値に保ち、変動をな
くすようKする電力変換装置を提供することにある。
(C) Object of the Invention The object of the present invention is to improve the above-mentioned drawbacks, and to provide a power converter that controls the power to be equal to a predetermined power standard, even against sudden changes in the power standard. An object of the present invention is to provide a power conversion device that maintains the voltage at a connection point with an AC power supply at a predetermined value and eliminates fluctuations.

(d)  発明の構成 以下、本発明を115図に示す一実施例によって説明す
る。s5図で第1ml!と同符号のものは同−機能(0
40である。第5gAで第1図と真なる点はjl I 
EK示す電力変換波f2の定電圧制御系に無効電力検出
回路41の出力信号411 t−誤差増幅622の出力
信号22J1とを合成する信号合成回路42を設け、そ
の出力信号42mを電圧制御回路23の入力としている
点である。
(d) Structure of the Invention The present invention will be explained below with reference to an embodiment shown in FIG. 115. 1st ml in s5 diagram! Those with the same sign as the same function (0
It is 40. The point in 5gA that is true with Figure 1 is jl I
A signal synthesis circuit 42 that synthesizes the output signal 411 of the reactive power detection circuit 41 and the output signal 22J1 of the t-error amplifier 622 is provided in the constant voltage control system of the power conversion wave f2 indicating EK, and the output signal 42m is sent to the voltage control circuit 23. This is because it is used as an input.

(e)  発明の作用 すなわち、第5図において、交流11に616が確立し
ていれば開閉器4が投入前においては、第1図の従来方
式同様変圧器3O2次電圧12が電圧基準21と等しく
なるよう制御される。開閉器4が投入された定常な状態
では有効電力制御系の誤差増幅器33は一定な出力をi
’LL回路に与え、電力変換装置2と交流電源5の電圧
位相差−は一定となる。
(e) Effect of the invention In other words, in FIG. 5, if 616 is established in the AC 11, before the switch 4 is closed, the secondary voltage 12 of the transformer 3O is equal to the voltage reference 21 as in the conventional system shown in FIG. controlled to be equal. In a steady state when the switch 4 is closed, the error amplifier 33 of the active power control system outputs a constant output i.
'The voltage phase difference between the power converter 2 and the AC power source 5 applied to the LL circuit remains constant.

乙の状態で社無効電力検出回路41は一定値の出力信号
41mを信号合成回路42に供給し続ける。又員差増幅
器22は変圧器3の2次電圧12と電圧基準21とを比
較し、その偏121mを増幅して信号合成回路42に供
給される。従ってこの状態で電圧基準21を所定の値に
設定すれば、出力41mが一定なる状雇では出力41m
はIl堆會成図路42にはノくイアスとして与えられて
いるため電力変換装置2の出力電圧は誤差増幅器22+
Z)出力信号22Mにより一定に保九れる。
In state B, the reactive power detection circuit 41 continues to supply the output signal 41m of a constant value to the signal synthesis circuit 42. The difference amplifier 22 compares the secondary voltage 12 of the transformer 3 with the voltage reference 21, amplifies the difference 121m, and supplies the amplified signal to the signal synthesis circuit 42. Therefore, if the voltage reference 21 is set to a predetermined value in this state, the output will be 41 m in a situation where the output is constant.
is given to the Il composition diagram 42 as a negative value, so the output voltage of the power converter 2 is determined by the error amplifier 22+
Z) is kept constant by the output signal 22M.

開閉器4の投入時、又は電力基準31の設定値変従等に
よ〉有効電力制御系が働き、電力変換装置2の電圧位相
を交流電ssの電圧位相に対して孝化させるとその17
II畢生じる無効電力の変化は無効電力積#5−路41
の出力信号41mの変化として与えられ、信号合成回路
42の出力信号42a Kより電力変換装置20パルス
中を直ちに変化させる。例えば嬉4wAのように電力変
換装置2が交流電fi5から有効電力を供給されている
状態で電力基準31の設定を変化させて有効電力を減少
させると第4図において両者の位相角−が減少する丸め
無効電力も減少するから無効電力検出回路41の出力信
号41Mによp信号合成回路42の出力信号42aを変
化さぜ、電力変換装置2の電圧を^くするよう変化させ
ることにより無効電力の授受に直ちに応答で亀、連系点
の電圧が変動するのを抑制することかで龜る。無効電力
が安定すれば、前述の即く、電力変換波[2の出力螺圧
は誤差増幅器22の出力信号221によp一定に制御さ
れる。
17 When the active power control system operates when the switch 4 is turned on, or by changing the set value of the power standard 31, and makes the voltage phase of the power conversion device 2 higher than the voltage phase of the AC power ss.
II The change in reactive power that occurs is the reactive power product #5-Route 41
is given as a change in the output signal 41m of the signal synthesis circuit 42, and the pulse of the power converter 20 is immediately changed by the output signal 42aK of the signal synthesis circuit 42. For example, when the power conversion device 2 is being supplied with active power from the alternating current fi5 as shown in 4wA, and the setting of the power standard 31 is changed to decrease the active power, the phase angle between the two decreases in Fig. 4. Since the rounding reactive power also decreases, the output signal 42a of the p-signal synthesis circuit 42 is changed by the output signal 41M of the reactive power detection circuit 41, and the voltage of the power converter 2 is changed to decrease, thereby reducing the reactive power. Immediate response to transmission and reception is slowed down by suppressing fluctuations in voltage at interconnection points. Once the reactive power is stabilized, the output spiral pressure of the power conversion wave [2 is controlled to be constant p by the output signal 221 of the error amplifier 22, as described above.

(f)  他の実施例 次にgrailK本発明の他の実施例を示す0図中51
は変化量検出回路で無効電力検出回路41の出力信号4
1mの変化量を取り出す微分検出回路を主とした回路で
あり、51aはそO出力信号である。すなわち、本案施
例は嬉5図の無効電力検出回路41の出力信号411を
誤差増幅器22の出力に加える代わpに無効電力の変化
量検出回路51の出力信号51mを誤差増幅器22の入
力に与え、無効電力が変化した際のみ動作させるようK
したもので、例えば無効電力が減少した時、その変化量
、すなわち出力信号51aによシ誤逼増幅@22を過渡
的に^iゲインで動作させてその出力信号221で・電
力変換装wL2の電圧を−くするように変化させること
によp無効電力の授受に直ちに6答させ、#15図と同
様の効鰍を得るものであも。
(f) Other Embodiments Next, 51 in Figure 0 shows other embodiments of the grailK invention.
is a change amount detection circuit and the output signal 4 of the reactive power detection circuit 41
This circuit is mainly a differential detection circuit that extracts the amount of change of 1 m, and 51a is an output signal. That is, in this embodiment, instead of adding the output signal 411 of the reactive power detection circuit 41 shown in Figure 5 to the output of the error amplifier 22, the output signal 51m of the reactive power change detection circuit 51 is applied to the input of the error amplifier 22. , to operate only when the reactive power changes.
For example, when the reactive power decreases, the amount of change, i.e., the output signal 51a, is used to transiently operate the error amplification@22 with the gain, and the output signal 221 is used to increase the power conversion device wL2. By changing the voltage so that it becomes negative, the transfer and reception of p-reactive power can be performed immediately, and the same effect as in Figure #15 can be obtained.

又、本発明の電力変換装置の出力電圧制御はインバータ
回路によるものはかシでなく、チ曹ツバ回路を付加して
インバータ回路は点弧期間の固定、′。
Furthermore, the output voltage control of the power conversion device of the present invention is not limited to the inverter circuit; instead, a chisel cap circuit is added, and the inverter circuit fixes the ignition period.

したスイッチングを行う点弧方式とし、チョッパ回路に
より出力・−圧の制御を行う方式としても同様の効果を
得ることができる。
The same effect can be obtained by using an ignition method that performs switching, and controlling the output and -pressure using a chopper circuit.

以上、説明し九ように本発明によれば、電力変換装置と
池の交流電源がII絖される電力変換システムにおいて
急峻な有効鉱力の変化に対しても連系点の電圧変動を抑
え、常に安定した電圧を得ることができる。
As described above, according to the present invention, in a power conversion system in which an AC power source of a power conversion device and a pond is connected, voltage fluctuations at interconnection points can be suppressed even in response to sudden changes in effective mineral capacity. A stable voltage can always be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

萬1図は従来の交流連系システムの制御方式を示すブロ
ック図、第2図は籐1図のPLL回路の具体的な回路構
成図、43図、44図は各々無効電力、有効・電力の発
生を説明するベクトル図、第5図は本発明の一実施例を
示すブロック図、s6図は本発明の他の実施例を示すブ
ロック図である拳l・・・直流電諒、    2・・・
電力変換装置、211・・・出力電圧、   3・・・
変圧器、4・・・開閉器、     5・・・交流11
!源、11・・・出力1m、  12.14・・・変圧
−3の2次電圧、13・・・交流系統電圧、 21・・
電圧基準、141M、2L・・・偏差、  22・・・
−差増幅器、22 a・・・出力信号、  23・・・
′4圧制御回路、31・・・有効電力基準、  32・
・・有効電力検出回路、33・・・誤差増幅回路、  
33m・・・偏差、34・・・PLL回路、     
35・・・分周器、36・・・スイッチ、     4
1・・・イ効電力検出(2)路、42・・・信号合成回
路、 41m、421・・・出力信号、51・・・変化
量検出回路、−sl[・・出力信号。 (7317)  代理人 弁理士 則 近 憲 佑 (
ほか1名)第2図
Figure 1 is a block diagram showing the control method of a conventional AC interconnection system, Figure 2 is a specific circuit configuration diagram of the PLL circuit shown in Figure 1, and Figures 43 and 44 show the reactive power, active power, and active power, respectively. 5 is a block diagram showing one embodiment of the present invention, and Fig. s6 is a block diagram showing another embodiment of the present invention.
Power converter, 211... Output voltage, 3...
Transformer, 4... Switch, 5... AC 11
! Source, 11... Output 1 m, 12.14... Secondary voltage of transformer-3, 13... AC system voltage, 21...
Voltage standard, 141M, 2L...deviation, 22...
- difference amplifier, 22 a...output signal, 23...
'4 pressure control circuit, 31... active power reference, 32.
...Active power detection circuit, 33...Error amplification circuit,
33m...deviation, 34...PLL circuit,
35... Frequency divider, 36... Switch, 4
DESCRIPTION OF SYMBOLS 1... Effective power detection (2) path, 42... Signal synthesis circuit, 41m, 421... Output signal, 51... Change amount detection circuit, -sl[... Output signal. (7317) Agent: Patent Attorney Noriyuki Chika (
1 other person) Figure 2

Claims (2)

【特許請求の範囲】[Claims] (1)  インバータ回路、あるいはチ硼ツバ回路とイ
ンバータ回路によ如直流電源の出力を交流に変換する電
力変換装置において前記インバータ回路の出力電圧検出
回路と電圧設定回路との偏差を増幅する電圧誤差増幅回
路の出力信号と前記イ/パータ回路の無効電力の検出回
路の出力信号を合成する信号合成回路を有し、咳信号合
成回路の出力信号により、インバータ回路の出力電圧制
御を行うことを特徴とする電力変換*Wt。
(1) A voltage error that amplifies the deviation between the output voltage detection circuit and voltage setting circuit of the inverter circuit in a power conversion device that converts the output of a DC power source into AC using an inverter circuit or a circuit and an inverter circuit. It has a signal synthesis circuit that synthesizes the output signal of the amplifier circuit and the output signal of the reactive power detection circuit of the i/putter circuit, and the output voltage of the inverter circuit is controlled by the output signal of the cough signal synthesis circuit. Power conversion *Wt.
(2)  インバータ回路、あるいはチ■ツバ回路とイ
ンバータ回路により直流電源の出力を交流に変換する電
力変換装置において前記インバータ回路の出力電圧検出
回路と電圧設定−路との偏差を増幅する電圧−葺増帳回
路の入力に前記インバータ回路の無効電力の変化量を検
出する検出回路の出力41!号を加え、前記電圧誤差増
幅回路の出力信号によプ、インバータ回路の出力電圧制
御を行うことを特徴とする゛電力変換装置。
(2) In a power converter that converts the output of a DC power source into AC using an inverter circuit, or a chip circuit and an inverter circuit, a voltage converter that amplifies the deviation between the output voltage detection circuit of the inverter circuit and the voltage setting path. The output 41 of the detection circuit that detects the amount of change in the reactive power of the inverter circuit is input to the expansion circuit! 1. A power conversion device, characterized in that the output voltage of the inverter circuit is controlled by the output signal of the voltage error amplification circuit.
JP57068585A 1982-04-26 1982-04-26 Power converter Pending JPS58186378A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57068585A JPS58186378A (en) 1982-04-26 1982-04-26 Power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57068585A JPS58186378A (en) 1982-04-26 1982-04-26 Power converter

Publications (1)

Publication Number Publication Date
JPS58186378A true JPS58186378A (en) 1983-10-31

Family

ID=13378012

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57068585A Pending JPS58186378A (en) 1982-04-26 1982-04-26 Power converter

Country Status (1)

Country Link
JP (1) JPS58186378A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5716524A (en) * 1980-07-04 1982-01-28 Tokyo Shibaura Electric Co Inverter control system interlocked to power system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5716524A (en) * 1980-07-04 1982-01-28 Tokyo Shibaura Electric Co Inverter control system interlocked to power system

Similar Documents

Publication Publication Date Title
WO2015149653A1 (en) Clock duty ratio adjustment circuit and multi-phase clock generator
JPS61116973A (en) Method of controlling power converter
JPS6277833A (en) Controlling method for self-excited converter
JPS58186378A (en) Power converter
JP2005502249A5 (en)
JPS5932974B2 (en) Control method for inverters connected to the power grid
JPS6152114A (en) Controller of power converter
JPS59209073A (en) Starting method of self-excited power converter
JPS6118405B2 (en)
JPS5937653B2 (en) Uninterruptible power system
JPS60173927A (en) Pll circuit
JPS638714B2 (en)
JPS60245430A (en) Method of energizing in parallel inverters
JPS5869125A (en) Variable frequency oscillator using crystal oscillator
JPS6188315A (en) Control method of power converter using solar battery as power supply
JPH0328606Y2 (en)
JPS61236361A (en) 3-phase pll circuit
JPS6016176A (en) Starting method of power converter
JPS6260897B2 (en)
JPH04111532A (en) Pll circuit
JP2003008354A (en) Am demodulator
JPS6019325A (en) Pull-in detection system of pll circuit
JPH0715345Y2 (en) Three-phase inverter
JPS59103528A (en) Control system for self-excited power converter
JPS6449176A (en) Pll circuit